欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 5962F0520601VZC
元件分類: ADC
英文描述: PROPRIETARY METHOD ADC, CQFP128
封裝: CERAMIC, QFP-128
文件頁數: 1/42頁
文件大小: 1310K
代理商: 5962F0520601VZC
May 2007
ADC08D1000QML
High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D
Converter
General Description
The ADC08D1000 is a dual, low power, high performance
CMOS analog-to-digital converter that digitizes signals to 8
bits resolution at sampling rates up to 1.2 GSPS. Consuming
a typical 1.6 Watts at 1 GSPS from a single 1.9 Volt supply,
this device is guaranteed to have no missing codes over the
full operating temperature range. The unique folding and in-
terpolating architecture, the fully differential comparator de-
sign, the innovative design of the internal sample-and-hold
amplifier and the self-calibration scheme enable a very flat
response of all dynamic parameters beyond Nyquist, produc-
ing a high 7.4 Effective Number Of Bits (ENOB) with a 498
MHz input signal and a 1 GHz sample rate while providing a
10-18 Bit Error Rate ( B.E.R.). Output formatting is offset binary
and the Low Voltage Differential Signaling (LVDS) digital out-
puts are compliant with IEEE 1596.3-1996, with the exception
of an adjustable common mode voltage between 0.8V and
1.13V.
Each converter has a 1:2 demultiplexer that feeds two LVDS
buses and reduces the output data rate on each bus to half
the sampling rate. The two converters can be interleaved and
used as a single 2 GSPS ADC.
The converter typically consumes less than 3.5 mW in the
Power Down Mode and is available in a 128-lead, thermally
enhanced multi-layer ceramic quad package and operates
over the Military (-55°C
T
A +125°C) temperature range.
This part will work in a radiation environment, with ex-
cellent results, provided the guidelines in applications
section 2.1 are followed
.
Features
Available with radiation guarantee
Internal Sample-and-Hold
Single +1.9V ±0.1V Operation
Choice of SDR or DDR output clocking
Interleave Mode for 2x Sampling Rate
Multiple ADC Synchronization Capability
Guaranteed No Missing Codes
Serial Interface for Extended Control
Fine Adjustment of Input Full-Scale Range and Offset
Duty Cycle Corrected Sample Clock
Key Specifications
Resolution
8 Bits
Max Conversion Rate
1 GSPS (min)
Bit Error Rate
10-18 (typ)
ENOB @ 498 MHz Input
7.4 Bits (typ)
DNL
±0.15 LSB (typ)
Power Consumption
— Operating
1.6 W (typ)
— Power Down Mode
3.5 mW (typ)
Total Ionizing Dose
300 krad(Si)
Single Event Latch Up
>120 MeV/mg/cm2
Applications
Communication Satellites/Systems
Direct RF Down Conversion
2007 National Semiconductor Corporation
201802
www.national.com
ADC08D1000QML
High
Performance,
Low
Power,
Dual
8-Bit,
1
GSPS
A/D
Converter
相關PDF資料
PDF描述
5962-0623101HUC 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
5962-0623101HUA 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
5962-0623101HYC 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
5962-0623101HYA 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
5962-0623101HXC 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
相關代理商/技術參數
參數描述
5962F0521201VXC 制造商:STMicroelectronics 功能描述:16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLO- W/BUS HOLD, 3.3 VOLT. - Bulk
5962F1023501KXA 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502K4A 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502K5A 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
5962F1023502K6A 制造商:International Rectifier 功能描述:RAD HARD ULDO - Bulk
主站蜘蛛池模板: 施秉县| 海宁市| 大关县| 屯昌县| 工布江达县| 乌兰县| 定襄县| 兴和县| 宁国市| 新民市| 应用必备| 莆田市| 保德县| 山丹县| 桐柏县| 穆棱市| 乐业县| 济南市| 高陵县| 托克托县| 黎川县| 丽江市| 斗六市| 金溪县| 梓潼县| 海南省| 克什克腾旗| 抚顺县| 三河市| 射阳县| 牙克石市| 同江市| 环江| 中江县| 利川市| 射阳县| 玛纳斯县| 屏东市| 滁州市| 高雄县| 平阴县|