- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373913 > AD7676 (Analog Devices, Inc.) 16-Bit +-1 LSB INL, 500 kSPS, Differential ADC PDF資料下載
參數(shù)資料
| 型號： | AD7676 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 16-Bit +-1 LSB INL, 500 kSPS, Differential ADC |
| 中文描述： | 16位-1 LSB INL和500 kSPS的，差分ADC |
| 文件頁數(shù)： | 3/20頁 |
| 文件大小： | 321K |
| 代理商： | AD7676 |
REV. 0
–3–
AD7676
TIMING SPECIFICATIONS
Symbol
Min
Typ
Max
Unit
Refer to Figures 11 and 12
Convert Pulsewidth
Time Between Conversions
CNVST
LOW to BUSY HIGH Delay
BUSY HIGH All Modes Except in Master Serial Read
Convert Mode
Aperture Delay
End of Conversion to BUSY LOW Delay
Conversion Time
Acquisition Time
RESET Pulsewidth
t
1
t
2
t
3
t
4
5
2
ns
μ
s
ns
μ
s
30
1.25
t
5
t
6
t
7
t
8
t
9
2
ns
ns
μ
s
ns
ns
10
1.25
750
10
Refer to Figures 13, 14, and 15 (Parallel Interface Modes)
CNVST
LOW to DATA Valid Delay
DATA Valid to BUSY LOW Delay
Bus Access Request to DATA Valid
Bus Relinquish Time
t
10
t
11
t
12
t
13
1.25
ns
ns
ns
ns
45
40
15
5
Refer to Figures 16 and 17 (Master Serial Interface Modes)
1
CS
LOW to SYNC Valid Delay
CS
LOW to Internal SCLK Valid Delay
CS
LOW to SDOUT Delay
CNVST
LOW to SYNC Delay
SYNC Asserted to SCLK First Edge Delay
2
Internal SCLK Period
2
Internal SCLK HIGH
2
Internal SCLK LOW
2
SDOUT Valid Setup Time
2
SDOUT Valid Hold Time
2
SCLK Last Edge to SYNC Delay
2
CS
HIGH to SYNC HI-Z
CS
HIGH to Internal SCLK HI-Z
CS
HIGH to SDOUT HI-Z
BUSY HIGH in Master Serial Read After Convert
2
CNVST
LOW to SYNC Asserted Delay
SYNC Deasserted to BUSY LOW Delay
t
14
t
15
t
16
t
17
t
18
t
19
t
20
t
21
t
22
t
23
t
24
t
25
t
26
t
27
t
28
t
29
t
30
10
10
10
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
525
3
25
12
7
4
2
3
40
10
10
10
See Table I
1.25
25
μ
s
ns
Refer to Figures 18 and 19 (Slave Serial Interface Modes)
External SCLK Setup Time
External SCLK Active Edge to SDOUT Delay
SDIN Setup Time
SDIN Hold Time
External SCLK Period
External SCLK HIGH
External SCLK LOW
t
31
t
32
t
33
t
34
t
35
t
36
t
37
5
3
5
5
25
10
10
ns
ns
ns
ns
ns
ns
ns
18
NOTES
1
In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C
L
of 10 pF; otherwise, the load is 60 pF maximum.
2
In serial master read during convert mode. See Table I for serial master read after convert mode.
Specifications subject to change without notice.
(–40 C to +85 C, AVDD = DVDD
= 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7676AST | 16-Bit +-1 LSB INL, 500 kSPS, Differential ADC |
| AD7676ASTRL | 16-Bit +-1 LSB INL, 500 kSPS, Differential ADC |
| AD7677 | 16-Bit, 1 LSB INL, 1 MSPS Differential ADC |
| AD7677AST | 16-Bit, 1 LSB INL, 1 MSPS Differential ADC |
| AD7677ASTRL | 16-Bit, 1 LSB INL, 1 MSPS Differential ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7676ACP | 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 16BIT PARALLEL/SERL 48LFCSP - Trays |
| AD7676ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7676ACPZ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD7676ACPZRL | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 16BIT PARALLEL/SERL 48LFCSP - Tape and Reel |
| AD7676AST | 制造商:Analog Devices 功能描述:ADC Single SAR 500ksps 16-bit Parallel/Serial 48-Pin LQFP 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。