- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373913 > AD7677 (Analog Devices, Inc.) 16-Bit, 1 LSB INL, 1 MSPS Differential ADC PDF資料下載
參數(shù)資料
| 型號： | AD7677 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 16-Bit, 1 LSB INL, 1 MSPS Differential ADC |
| 中文描述： | 16位，1 LSB INL和1 MSPS的差分ADC |
| 文件頁數(shù)： | 4/20頁 |
| 文件大小： | 322K |
| 代理商： | AD7677 |
REV. 0
AD7677
TIMING SPECIFICATIONS
–4–
Symbol
Min
Typ
Max
Unit
Refer to Figures 11 and 12
Convert Pulsewidth
Time Between Conversions
(Warp Mode/Normal Mode/Impulse Mode)
CNVST
LOW to BUSY HIGH Delay
BUSY HIGH All Modes Except in
Master Serial Read after Convert Mode
(Warp Mode/Normal Mode/Impulse Mode)
Aperture Delay
End of Conversion to BUSY LOW Delay
Conversion Time
(Warp Mode/Normal Mode/Impulse Mode)
Acquisition Time
RESET Pulsewidth
t
1
t
2
5
1/1.25/1.5
ns
μ
s
Note 1
t
3
t
4
30
0.75/1/1.25
ns
μ
s
t
5
t
6
t
7
2
ns
ns
μ
s
10
0.75/1/1.25
t
8
t
9
250
10
ns
ns
Refer to Figures 13, 14, and 15 (Parallel Interface Modes)
CNVST
LOW to DATA Valid Delay
(Warp Mode/Normal Mode/Impulse Mode)
DATA Valid to BUSY LOW Delay
Bus Access Request to DATA Valid
Bus Relinquish Time
Refer to Figures 17 and 18 (Master Serial Interface Modes)
2
CS
LOW to SYNC Valid Delay
CS
LOW to Internal SCLK Valid Delay
CS
LOW to SDOUT Delay
CNVST
LOW to SYNC Delay (Read During Convert)
(Warp Mode/Normal Mode/Impulse Mode)
SYNC Asserted to SCLK First Edge Delay
3
Internal SCLK Period
3
Internal SCLK HIGH
3
Internal SCLK LOW
3
SDOUT Valid Setup Time
3
SDOUT Valid Hold Time
3
SCLK Last Edge to SYNC Delay
3
CS
HIGH to SYNC HI-Z
CS
HIGH to Internal SCLK HI-Z
CS
HIGH to SDOUT HI-Z
BUSY HIGH in Master Serial Read After Convert
3
CNVST
LOW to SYNC Asserted Delay
(Warp Mode/Normal Mode/Impulse Mode)
SYNC Deasserted to BUSY LOW Delay
t
10
0.75/1/1.25
μ
s
t
11
t
12
t
13
45
ns
ns
ns
40
15
5
t
14
t
15
t
16
t
17
10
10
10
ns
ns
ns
ns
25/275/525
t
18
t
19
t
20
t
21
t
22
t
23
t
24
t
25
t
26
t
27
t
28
t
29
3
25
12
7
4
2
3
ns
ns
ns
ns
ns
ns
40
10
10
10
ns
ns
ns
See Table I
0.75/1/1.25
μ
s
t
30
25
ns
Refer to Figures 19 and 20 (Slave Serial Interface Modes)
External SCLK Setup Time
External SCLK Active Edge to SDOUT Delay
SDIN Setup Time
SDIN Hold Time
External SCLK Period
External SCLK HIGH
External SCLK LOW
t
31
t
32
t
33
t
34
t
35
t
36
t
37
5
3
5
5
25
10
10
ns
ns
ns
ns
ns
ns
ns
18
NOTES
1
In warp mode only, the maximum time between conversions is 1 ms, otherwise, there is no required maximum time.
2
In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C
L
of 10 pF; otherwise, the load is 60 pF maximum.
3
In serial master read during convert mode. See Table I for serial master read after convert mode.
Specifications subject to change without notice.
(–40 C to +85 C, AVDD = DVDD
= 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise stated.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7677AST | 16-Bit, 1 LSB INL, 1 MSPS Differential ADC |
| AD7677ASTRL | 16-Bit, 1 LSB INL, 1 MSPS Differential ADC |
| AD7679CB1 | 18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC |
| AD7694 | 16-Bit, 250 kSPS PulSAR ADC in MSOP |
| AD7694ARM | 16-Bit, 250 kSPS PulSAR ADC in MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7677AAST | 制造商:Analog Devices 功能描述: |
| AD7677ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD7677ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7677ACPZ | 功能描述:IC ADC 16BIT DIFF INP 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD7677ACPZRL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1MSPS 16BIT PARALLEL/SERL 48LFCSP EP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。