- 您現在的位置：買賣IC網 > PDF目錄371044 > MC68040 (Motorola, Inc.) Errata and Added Information to MC68360 Quad Integrated Communication Controller User Manual Rev 1 PDF資料下載
參數資料
| 型號： | MC68040 |
| 廠商： | Motorola, Inc. |
| 英文描述： | Errata and Added Information to MC68360 Quad Integrated Communication Controller User Manual Rev 1 |
| 中文描述： | 勘誤表和新增的資料MC68360四綜合通信控制器用戶手冊修訂1 |
| 文件頁數： | 11/28頁 |
| 文件大小： | 159K |
| 代理商： | MC68040 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
MOTOROLA
MC68360 USER’S MANUAL ERRATA
11
11. Error in Signal Name.
On Page 7-73, section 7.8.4.5, the four strobe signal names L1STA1, L1STA2, L2STB1, and
L1STB2 in the SSEL1-SSEL4 should be replaced with L1ST1, L1ST2, L1ST3, and L1ST4.
12. Typo in SI Mode Register.
On page 7-81, section7.8.5.2, the bit definition of Grant Mode for TDM A or B has a typo and
should be replaced with the following text:
“1 = IDL mode. A GRANT mechanism is supported if the corresponding GR1-GR4 bits
in the SICR register are set. The grant is a sample of the L1GRx pin while
L1TSYNCx is asserted. This GRANT mechanism implies the IDL access controls
for transmission on the D channel. Refer to 7.8.6.2 IDL Interface Programming.”
13. Typo on Time Slot Assigner Examples.
On pages 7-83 to 7-85, the acronym for frame sync delay was printed incorrectly. The
correct acronym is FSD, not SFD.
14. Typo in SI Status Register.
On page 7-87, section 7.8.5.5, first paragraph, second sentence, “The value of this register
is valid only when the corresponding bit in the SIGMR is clear.” The acronym SIGMR should
have been SICMR.
15. Errata and missing note in GSMR
On page 7-113, the note under the description of CDP was not clear and should be replaced
with the following.
NOTE
This bit must be set if this SCC is used in transparent mode and
must be cleared when used and non-transparent mode.
The same note should be added below the description of CTSP.
16. Clarification of TDCR—Transmit Divide Clock Rate Description.
One page 7-117, section 7.10.2, replace the second sentence of the TDCR description
beginning “If the DPLL is not used …” with the following:
“To bypass the DPLL, choose the 1x value, except in asynchronous UART mode where
8x,16x, or 32x still must be used.”
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC68360 | 32-Bit Microprocessor(32位微處理器) |
| MC6840 | Programmable Timer Module(PTM) |
| MC68440 | Dual-Channel Direct Memory Access Controller |
| MC6845 | MOS(N-Channel, Silicon-Gate) |
| MC68488 | GENERAL PURPOSE INTERFACE ADAPTER |
相關代理商/技術參數 |
參數描述 |
|---|---|
| MC68040FE25A | 功能描述:微處理器 - MPU 32B W/ CACHE MMU FPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68040FE25V | 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68040FE33A | 功能描述:微處理器 - MPU 32B W/ CACHE MMU FPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68040FE33V | 功能描述:微處理器 - MPU 32B W/ CACHE MMU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
| MC68040FE40A | 功能描述:微處理器 - MPU 32B W/ CACHE MMU FPU RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發布緊急采購，3分鐘左右您將得到回復。