- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371044 > MC68360ZP25 (MOTOROLA INC) QUad Integrated Communications Controller Users Manual PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68360ZP25 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | QUad Integrated Communications Controller Users Manual |
| 中文描述： | 32-BIT, 25 MHz, RISC MICROCONTROLLER, PBGA357 |
| 封裝： | BGA-357 |
| 文件頁數(shù)： | 11/28頁 |
| 文件大小： | 159K |
| 代理商： | MC68360ZP25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
MOTOROLA
MC68360 USER’S MANUAL ERRATA
11
11. Error in Signal Name.
On Page 7-73, section 7.8.4.5, the four strobe signal names L1STA1, L1STA2, L2STB1, and
L1STB2 in the SSEL1-SSEL4 should be replaced with L1ST1, L1ST2, L1ST3, and L1ST4.
12. Typo in SI Mode Register.
On page 7-81, section7.8.5.2, the bit definition of Grant Mode for TDM A or B has a typo and
should be replaced with the following text:
“1 = IDL mode. A GRANT mechanism is supported if the corresponding GR1-GR4 bits
in the SICR register are set. The grant is a sample of the L1GRx pin while
L1TSYNCx is asserted. This GRANT mechanism implies the IDL access controls
for transmission on the D channel. Refer to 7.8.6.2 IDL Interface Programming.”
13. Typo on Time Slot Assigner Examples.
On pages 7-83 to 7-85, the acronym for frame sync delay was printed incorrectly. The
correct acronym is FSD, not SFD.
14. Typo in SI Status Register.
On page 7-87, section 7.8.5.5, first paragraph, second sentence, “The value of this register
is valid only when the corresponding bit in the SIGMR is clear.” The acronym SIGMR should
have been SICMR.
15. Errata and missing note in GSMR
On page 7-113, the note under the description of CDP was not clear and should be replaced
with the following.
NOTE
This bit must be set if this SCC is used in transparent mode and
must be cleared when used and non-transparent mode.
The same note should be added below the description of CTSP.
16. Clarification of TDCR—Transmit Divide Clock Rate Description.
One page 7-117, section 7.10.2, replace the second sentence of the TDCR description
beginning “If the DPLL is not used …” with the following:
“To bypass the DPLL, choose the 1x value, except in asynchronous UART mode where
8x,16x, or 32x still must be used.”
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68040 | Errata and Added Information to MC68360 Quad Integrated Communication Controller User Manual Rev 1 |
| MC68360 | 32-Bit Microprocessor(32位微處理器) |
| MC6840 | Programmable Timer Module(PTM) |
| MC68440 | Dual-Channel Direct Memory Access Controller |
| MC6845 | MOS(N-Channel, Silicon-Gate) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68360ZP25L | 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68360ZP25LR2 | 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68360ZP25VL | 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| MC68360ZP25VLR2 | 功能描述:IC MPU QUICC 25MHZ 357-PBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:M683xx 標(biāo)準(zhǔn)包裝:1 系列:MPC85xx 處理器類型:32-位 MPC85xx PowerQUICC III 特點(diǎn):- 速度:1.2GHz 電壓:1.1V 安裝類型:表面貼裝 封裝/外殼:783-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:783-FCPBGA（29x29） 包裝:托盤 |
| MC68360ZP33K | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。