- 您現在的位置：買賣IC網 > PDF目錄192295 > S25FL004D (Spansion Inc.) 4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface PDF資料下載
參數資料
| 型號： | S25FL004D |
| 廠商： | Spansion Inc. |
| 英文描述： | 4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| 中文描述： | 4兆位的CMOS閃存3.0伏，50赫茲的SPI總線接口 |
| 文件頁數： | 15/36頁 |
| 文件大?。?/td> | 724K |
| 代理商： | S25FL004D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
22
S25FL Family (Serial Peripheral Interface) S25FL004D
S25FL004D_00A0 June 28, 2004
Ad va n c e
In f o rm a t i o n
Figure 13. Bulk Erase (BE) Instruction Sequence
Deep Power Down (DP)
The Deep Power Down (DP) instruction puts the device in the lowest current
mode of 1 A typical.
It is recommended that the standard Standby mode be used for the lowest power
current draw, as well as the Deep Power Down (DP) as an extra software protec-
tion mechanism when this device is not in active use. In this mode, the device
ignores all Write, Program and Erase instructions. Chip Select (CS#) must be
driven Low for the entire duration of the sequence.
The Deep Power Down (DP) instruction is entered by driving Chip Select (CS#)
Low, followed by the instruction code on Serial Data Input (SI). Chip Select (CS#)
must be driven Low for the entire duration of the sequence.
The instruction sequence is shown in Figure 14.
Driving Chip Select (CS#) High after the eighth bit of the instruction code has
been latched puts the device in Deep Power Down mode. The Deep Power Down
mode can only be entered by executing the Deep Power Down (DP) instruction to
Chip Select (CS#) is driven high, it requires a delay of tDP currently in progress
before Deep Power Down mode is entered.
Once the device has entered the Deep Power Down mode, all instructions are ig-
nored except the Release from Deep Power Down (RES) and Read Electronic
Signature. This releases the device from the Deep Power Down mode. The Re-
lease from Deep Power Down and Read Electronic Signature (RES) instruction
also allows the Electronic Signature of the device to be output on Serial Data Out-
put (SO).
The Deep Power Down mode automatically stops at Power-down, and the device
always powers up in the Standby mode.
Any Deep Power Down (DP) instruction, while an Erase, Program or WRSR cycle
is in progress, is rejected without having any effect on the cycle in progress.
01
2
4
5
6
7
Instruction
CS#
SCK
SI
3
相關PDF資料 |
PDF描述 |
|---|---|
| S25FL004D0LNAI011 | 4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004D0LNAI013 | 4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL064A0LNAI00 | 64M X 1 FLASH 3V PROM, PDSO16 |
| S2684-254 | PHOTO DIODE |
| S2815S | 1-OUTPUT 10 W DC-DC REG PWR SUPPLY MODULE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| S25FL004D0FMFI | 制造商:Spansion 功能描述: |
| S25FL004D0LMAI011 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004D0LMAI013 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004D0LMFI011 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
| S25FL004D0LMFI013 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:4 Megabit CMOS 3.0 Volt Flash Memory with 50 Mhz SPI Bus Interface |
發布緊急采購，3分鐘左右您將得到回復。