欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TMX320F2810PBKA
廠商: Texas Instruments, Inc.
元件分類: 數字信號處理
英文描述: DIGITAL SIGNAL PROCESSORS
中文描述: 數字信號處理器
文件頁數: 40/103頁
文件大小: 1341K
代理商: TMX320F2810PBKA
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
APRIL 2001
REVISED SEPTEMBER 2001
40
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
PIE registers (continued)
Table 23. PIECTRL Register Bit Definitions
BIT(S)
NAME
TYPE
RESET
DESCRIPTION
0
ENPIE
R/W
0
Enable vector fetching from PIE block. When this bit is set to 1, all vectors are fetched from
the PIE vector table. If this bit is set to 0, the PIE block is disabled and vectors are fetched
as normal. All PIE block registers (PIEACK, PIEIFR, PIEIER) can be accessed even when
the PIE block is disabled.
15:1
PIEVECT
R
0
Vector fetch address. Displays the address of the vector that was fetched. The least
significant bit of the address is ignored and only bits 1 to 15 are shown. The vector address
can be used to determine which interrupt generated the fetch.
Table 24. PIEACK Register Bit Definitions
BIT(S)
NAME
TYPE
RESET
DESCRIPTION
11:0
PIEACK
R/W=1
0
Writing a 1 to the respective interrupt bit enables the PIE block to drive a pulse into the CPU
interrupts input, if an interrupt is pending on any of the group interrupts. Reading this
register indicates if an interrupt is pending in the respective group. Bit 0 refers to INT1 up
to Bit 11, which refers to INT12.
Note:
Writes of 0 are ignored.
15:12
spares
R=0
0
Table 25. PIEIERx Register Bit Definitions
BIT(S)
NAME
TYPE
RESET
DESCRIPTION
0
1
INTx.1
INTx.2
R/W
R/W
0
0
2
INTx.3
R/W
0
3
INTx.4
R/W
0
Theseregister bits individually enable an interrupt within a group They behave very much
These register bits individually enable an interrupt within a group. They behave very much
like the CPU interrupt enable register. Setting a bit to 1 will enable the servicing of the
like the CPU interru t enable register. Setting a bit to 1 will enable the servicing of the
respective interrupt. Setting a bit to 0 will disable the servicing of the bit.
4
INTx.5
R/W
0
5
INTx.6
R/W
0
6
INTx.7
R/W
0
7
INTx.8
R/W
0
15:8
spares
R=0
0
x = 1 to 12. INTx means CPU interrupts INT1 to INT12.
Table 26. PIEIFRx Register Bit Definitions
BIT(S)
0
1
NAME
INTx.1
INTx.2
TYPE
R/W
R/W
RESET
0
0
DESCRIPTION
2
INTx.3
R/W
0
These register bits indicate if an interrupt is currently active. They behave very much like
th CPUi t
tfl
i t
i t
the CPU interrupt flag register. When an interrupt is active, the respective register bit is set.
The bit is cleared when the interrupt is serviced or by writing a 0 to the register bit This
The bit is cleared when the interrupt is serviced or by writing a 0 to the register bit. This
register can also be read to determine which interrupts are active or pending.
register can also be read to determine which interru ts are active or ending.
i t
biti
3
INTx.4
R/W
0
4
INTx.5
R/W
0
5
INTx.6
R/W
0
Note:
The PIEIFR register bit is cleared during the interrupt vector fetch portion of
the interrupt processing.
6
INTx.7
R/W
0
7
INTx.8
R/W
0
15:8
spares
R=0
0
x = 1 to 12. INTx means CPU interrupts INT1 to INT12.
P
相關PDF資料
PDF描述
TMP320F2810PBKA DIGITAL SIGNAL PROCESSORS
TMX320F2810PBKAEP Digital Signal Processors
TMP320F2810PBKAEP Digital Signal Processors
TMX320F2810PBKS DIGITAL SIGNAL PROCESSORS
TMP320F2810PBKS DIGITAL SIGNAL PROCESSORS
相關代理商/技術參數
參數描述
TMX320F2810PBKAEP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors
TMX320F2810PBKS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMX320F2810PGFA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMX320F2810PGFAEP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors
TMX320F2810PGFS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
主站蜘蛛池模板: 义马市| 承德县| 犍为县| 咸宁市| 衢州市| 奉化市| 辽阳县| 东山县| 新干县| 峨山| 黑水县| 万安县| 遵化市| 龙江县| 吴川市| 高邑县| 榆树市| 广水市| 耒阳市| 苏尼特左旗| 淮北市| 凭祥市| 浪卡子县| 盘锦市| 屏东县| 盐池县| 华亭县| 临汾市| 宝清县| 元谋县| 澄江县| 滕州市| 芜湖市| 外汇| 佛冈县| 普洱| 江阴市| 盈江县| 桦甸市| 招远市| 理塘县|