欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TMX320F2810PBKA
廠商: Texas Instruments, Inc.
元件分類: 數字信號處理
英文描述: DIGITAL SIGNAL PROCESSORS
中文描述: 數字信號處理器
文件頁數: 82/103頁
文件大?。?/td> 1341K
代理商: TMX320F2810PBKA
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
APRIL 2001
REVISED SEPTEMBER 2001
82
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
serial peripheral interface (SPI) module
The F2810 and F2812 devices include the four-pin serial peripheral interface (SPI) module. The SPI is a
high-speed, synchronous serial I/O port that allows a serial bit stream of programmed length (one to sixteen
bits) to be shifted into and out of the device at a programmable bit-transfer rate. Normally, the SPI is used for
communications between the DSP controller and external peripherals or another processor. Typical
applications include external I/O or peripheral expansion through devices such as shift registers, display drivers,
and ADCs. Multidevice communications are supported by the master/slave operation of the SPI.
The SPI module features include:
Four external pins:
SPISOMI: SPI slave-output/master-input pin
SPISIMO: SPI slave-input/master-output pin
SPISTE: SPI slave transmit-enable pin
SPICLK: SPI serial-clock pin
NOTE: All four pins can be used as GPIO, if the SPI module is not used.
Two operational modes: master and slave
Baud rate: 125 different programmable rates/37.5 Mbps at 150-MHz SYSCLKOUT
Data word length: one to sixteen data bits
Four clocking schemes (controlled by clock polarity and clock phase bits) include:
Falling edge without phase delay: SPICLK active-high. SPI transmits data on the falling edge of the
SPICLK signal and receives data on the rising edge of the SPICLK signal.
Falling edge with phase delay: SPICLK active-high. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge without phase delay: SPICLK inactive-low. SPI transmits data on the rising edge of the
SPICLK signal and receives data on the falling edge of the SPICLK signal.
Rising edge with phase delay: SPICLK inactive-low. SPI transmits data one half-cycle ahead of the
falling edge of the SPICLK signal and receives data on the rising edge of the SPICLK signal.
Simultaneous receive and transmit operation (transmit function can be disabled in software)
Transmitter and receiver operations are accomplished through either interrupt-driven or polled algorithms.
Nine SPI module control registers: Located in control register frame beginning at address 7040h.
NOTE: All registers in this module are 16-bit registers that are connected to Peripheral Frame 2. When a register is accessed, the register
data is in the lower byte (7
0), and the upper byte (15
8) is read as zeros. Writing to the upper byte has no effect.
Enhanced feature:
16-level transmit/receive FIFO
Delayed transmit control
P
相關PDF資料
PDF描述
TMP320F2810PBKA DIGITAL SIGNAL PROCESSORS
TMX320F2810PBKAEP Digital Signal Processors
TMP320F2810PBKAEP Digital Signal Processors
TMX320F2810PBKS DIGITAL SIGNAL PROCESSORS
TMP320F2810PBKS DIGITAL SIGNAL PROCESSORS
相關代理商/技術參數
參數描述
TMX320F2810PBKAEP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors
TMX320F2810PBKS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMX320F2810PGFA 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMX320F2810PGFAEP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors
TMX320F2810PGFS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
主站蜘蛛池模板: 穆棱市| 台北市| 海兴县| 略阳县| 宣汉县| 汝州市| 抚顺县| 绍兴县| 莲花县| 哈巴河县| 庐江县| 吉安市| 石城县| 米林县| 高安市| 德安县| 黔南| 林周县| 阳山县| 上思县| 闽清县| 科技| 年辖:市辖区| 沙河市| 鹤壁市| 大埔县| 乌什县| 迁安市| 开封市| 永丰县| 凤庆县| 永春县| 元朗区| 南江县| 沾化县| 达孜县| 修文县| 聂拉木县| 宝兴县| 天全县| 江达县|