- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384065 > μPD45128441 (NEC Corp.) 128M-bit Synchronous DRAM(128M 同步DRAM) PDF資料下載
參數(shù)資料
| 型號： | μPD45128441 |
| 廠商： | NEC Corp. |
| 英文描述： | 128M-bit Synchronous DRAM(128M 同步DRAM) |
| 中文描述： | 128兆位同步DRAM（128M的同步DRAM）的 |
| 文件頁數(shù)： | 1/84頁 |
| 文件大小： | 693K |
| 代理商： | ΜPD45128441 |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
The information in this document is subject to change without notice.
1997
MOS INTEGRATED CIRCUIT
μ
PD45128441, 45128841, 45128163
128M-bit Synchronous DRAM
4-bank, LVTTL
PRELIMINARY DATA SHEET
Document No. M12650EJ5V0DS00 (5th edition)
Date Published July 1998 NS CP (K)
Printed in Japan
The mark
shows major revised points.
Description
The
μ
PD45128441, 45128841, 45128163 are high-speed 134,217,728-bit synchronous dynamic random-access
memories, organized as 8,388,608
×
4
×
4, 4,194,304
×
8
×
4, 2,097,152
×
16
×
4 (word
×
bit
×
bank), respectively.
The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.
All inputs and outputs are synchronized with the positive edge of the clock.
The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL).
These products are packaged in 54-pin TSOP (II).
Features
Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
Pulsed interface
Possible to assert random column address in every cycle
Quad internal banks controlled by A12 and A13 (Bank Select)
Byte control (
×
16) by LDQM and UDQM
Programmable Wrap sequence (Sequential / Interleave)
Programmable burst length (1, 2, 4, 8 and full page)
Programmable /CAS latency (2 and 3)
Automatic precharge and controlled precharge
CBR (Auto) refresh and self refresh
×
4,
×
8,
×
16 organization
Single 3.3 V
±
0.3 V power supply
LVTTL compatible inputs and outputs
4,096 refresh cycles / 64 ms
Burst termination by Burst stop command and Precharge command
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| μPD4516161A | 16M-bit Synchronous DRAM(16M 同步動態(tài)RAM) |
| μPD4516421A | 16M-bit Synchronous DRAM(16M 同步動態(tài)RAM) |
| μPD4516821A | 16M-bit Synchronous DRAM(16M 同步動態(tài)RAM) |
| μPD45256163 | 256M-Bit Synchronous DRAM(256M 同步 動態(tài)RAM) |
| μPD45256441 | 256M-Bit Synchronous DRAM(256M 同步 動態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PD45128441G5 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range) |
| PD45128441G5-A10I-9JF | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range) |
| PD45128441G5-A10LI-9JF | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range) |
| PD45128441G5-A10LT-9JF | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range) |
| PD45128441G5-A10T-9JF | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。