- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368695 > 1024EA (Lattice Semiconductor Corporation) Shielded Paired Cable; Number of Conductors:8; Conductor Size AWG:28; No. Strands x Strand Size:7 x 36; Jacket Material:Polyethylene; Number of Pairs:4; Features:Alumunium Foil Polyester/Tinned Copper Braid; Impedance:120ohm RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | 1024EA |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | Shielded Paired Cable; Number of Conductors:8; Conductor Size AWG:28; No. Strands x Strand Size:7 x 36; Jacket Material:Polyethylene; Number of Pairs:4; Features:Alumunium Foil Polyester/Tinned Copper Braid; Impedance:120ohm RoHS Compliant: Yes |
| 中文描述： | 在系統(tǒng)可編程高密度可編程邏輯器件 |
| 文件頁數(shù)： | 1/13頁 |
| 文件大小： | 162K |
| 代理商： | 1024EA |
ispLSI
1024EA
In-System Programmable High Density PLD
1024ea_01
1
Functional Block Diagram
Features
HIGH DENSITY PROGRAMMABLE LOGIC
— 4000 PLD Gates
— 48 I/O Pins, Two Dedicated Inputs
— 144 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
NEW FEATURES
— 100% IEEE 1149.1 Boundary Scan Testable
— ispJTAG In-System Programmable via IEEE 1149.1
(JTAG) Test Access Port
— User Selectable 3.3V or 5V I/O Supports Mixed-
Voltage Systems (V
CCIO
Pin)
— Open-Drain Output Option
HIGH PERFORMANCE E
2
CMOS
TECHNOLOGY
—
f
max
= 200 MHz Maximum Operating Frequency
—
t
pd
= 4.5 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
IN-SYSTEM PROGRAMMABLE
— Increased Manufacturing Yields, Reduced Time-to-
Market and Improved Product Quality
— Reprogram Soldered Devices for Faster Prototyping
OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Enhanced Pin Locking Capability
— Four Dedicated Clock Input Pins
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to
Minimize Switching Noise
— Flexible Pin Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
ispDesignEXPERT – LOGIC COMPILER AND COM-
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER
— PC and UNIX Platforms
Output Routing Pool
B0 B1 B2 B3 B4 B5 B6 B7
A0
A1
A2
A3
A4
A5
A6
A7
C7
C6
C5
C4
C3
C2
C1
C0
O
O
CLK
Global Routing Pool (GRP)
0139/1024EA
Logic
Array
D Q
D Q
D Q
D Q
GLB
Description
The ispLSI 1024EA is a High Density Programmable
Logic Device containing 144 Registers, 48 Universal I/O
pins, two Dedicated Input pins, four Dedicated Clock
Input pins and a Global Routing Pool (GRP). The GRP
provides complete interconnectivity between all of these
elements. The ispLSI 1024EA features 5V in-system
diagnostic capabilities via IEEE 1149.1 Test Access Port.
The ispLSI 1024EA device offers non-volatile
reprogrammability of the logic, as well as the intercon-
nects to provide truly reconfigurable systems. A functional
superset of the ispLSI 1024 architecture, the ispLSI
1024EA device adds user selectable 3.3V or 5V I/O and
open-drain output options.
The basic unit of logic on the ispLSI 1024EA device is the
Generic Logic Block (GLB). The GLBs are labeled A0,
A1
…
D7 (Figure 1). There are a total of 24 GLBs in the
ispLSI 1024EA device. Each GLB has 18 inputs, a
programmable AND/OR/Exclusive OR array, and four
outputs which can be configured to be either combinato-
rial or registered. Inputs to the GLB come from the GRP
and dedicated inputs. All of the GLB outputs are brought
back into the GRP so that they can be connected to the
inputs of any other GLB on the device.
Copyright 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
June 2000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1024 | Shielded Paired Cable; Number of Conductors:8; Conductor Size AWG:28; No. Strands x Strand Size:7 x 36; Jacket Material:Polyethylene; Number of Pairs:4; Features:Alumunium Foil Polyester/Tinned Copper Braid; Impedance:120ohm RoHS Compliant: Yes |
| 1032-60LJ | High-Density Programmable Logic |
| 1032-60LJI | Multiconductor Cable; Number of Conductors:25; Conductor Size AWG:28; No. Strands x Strand Size:7 x 36; Jacket Material:Polyethylene; Number of Pairs:12; Leaded Process Compatible:Yes; Conductor Material:Copper RoHS Compliant: Yes |
| 1032-60LT | Shielded Paired Cable; Number of Conductors:25; Conductor Size AWG:28; No. Strands x Strand Size:7 x 36; Jacket Material:Polyethylene; Number of Pairs:12.5; Features:Alumunium Foil Polyester/Tinned Copper Braid; Impedance:120ohm RoHS Compliant: Yes |
| 1032-60LTI | Shielded Paired Cable; Number of Conductors:25; Conductor Size AWG:28; No. Strands x Strand Size:7 x 36; Jacket Material:Polyethylene; Number of Pairs:12.5; Features:Alumunium Foil Polyester/Tinned Copper Braid; Impedance:120ohm RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 1024F | 制造商:Olympic Wire & Cable Corp 功能描述:DUPLEX EXTENSION WIRE, 20AWG STRAND (7X28), PVC INSULATED 制造商:Olympic Wire & Cable Corp 功能描述:Wire, Duplex Extension; 20 AWG; 7/28; 0.090 x 0.154; 105 degC; PVC; PVC |
| 1024H0022 | 制造商:TE Connectivity 功能描述:466112-000 |
| 1024H0024-9 | 制造商:TE Connectivity 功能描述:1024H0024-9 |
| 102-4JW8 | 制造商:HellermannTyton 功能描述:CONNECTOR |
| 10-24KEP SS PS | 制造商:NUTS 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。