- 您現在的位置：買賣IC網 > PDF目錄371369 > 21176 Designing 100BASE-TX? 86.8KB (PDF) System with the QFEX Family ? PDF資料下載
參數資料
| 型號： | 21176 |
| 英文描述： | Designing 100BASE-TX? 86.8KB (PDF) System with the QFEX Family ? |
| 中文描述： | 設計100BASE - TX的？ 86.8KB（PDF格式）系統？與QFEX家庭 |
| 文件頁數： | 1/15頁 |
| 文件大小： | 86K |
| 代理商： | 21176 |
Publication#
21176
Issue Date:
July 1997
Rev:
B
Amendment/
0
This document contains information on a product under development at Advanced Micro Devices. The information
is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed
product without notice.
Designing 100BASE-TX Systems with the QFEX Family
Application Note
This application note provides a design reference for customers wishing to implement 100BASE-
TX systems, using QFEXr for the PHY hardware. An overview of QFEXr is included, but for further
detailed information, refer to the individual QFEXr data sheets. Although system design details such
as interfacing QFEXr to repeaters and proper board design and layout with QFEXr are provided,
only a few general high-speed design and general layout rules are addressed. Other sources of in-
formation for PHY layout and high-speed designs are listed in the References section.
INTRODUCTION
In response to the need for higher bandwidth than that
provided by 10BASE-T, the IEEE committee defined a
100-Mbps standard (100BASE-X), borrowing PHY
technology from the existing FDDI standard. This 100-
Mbps standard, also known as Fast Ethernet, offered
a 10-times greater speed using twisted pair
(100BASE-TX) and fiber (100BASE-FX) for almost
equivalent cost to 10BASE-T.
100BASE-TX defines transmission of data over UTP
Category 5 cable and defines layers of functionality
implemented to support 100-Mbps communication. A
layer of particular interest is the physical (PHY) layer
which defines the technology required to convert line
signals into frames of data that other layers beyond
the PHY layer can use. The PHY layer connects to
hardware such as network cards, switches, and re-
peaters. This application note will focus on repeaters
and PHY connectivity.
AMD recently introduced the first member of its PHY
family, the QFEXr device. The QFEXr device is a four-
port physical layer device used for 100BASE-X re-
peater applications.
100BASE-TX REPEATERS
Designing 100BASE-TX repeaters is similar to design-
ing 10BASE-T repeaters over the same twisted pair in-
terface. The differences in designing 100BASE-TX vs.
10BASE-T repeaters are a 10 times jump in data rates
from 10 Mbps to 100 Mbps, the method of data decod-
ing/encoding, and the availability of a Signal Detect
function for link integrity. These features make
100BASE-TX more intricate than 10BASE-T, but
100BASE-TX repeater designs can provide benefits of
higher data bandwidth for significantly less than 10
times cost.
As shown in Figure 1, a repeater and a PHY layer are
needed to realize a 100BASE-TX repeater design.
Figure 1 shows the components of a 100BASE-T re-
peater. Note that the repeater is part of the Physical
layer of the OSI model. To convert this into a 100BASE-
TX system, the Medium and Medium Dependent Inter-
face (MDI)become a twisted pair interface.
The PHY is comprised of three to four sublayers: the
Physical Coding Sublayer (PCS), Physical Medium At-
tachment (PMA), Physical Medium Dependent (PMD),
and, optionally, the Auto-Negotiation sublayer.
Note:
the 100 Mbps-only repeater designs.
Although the PHY can seamlessly attach to the re-
peater, as shown in Figure 1, this is not the case with
current market implementations, where only separate
PHY and repeater devices are available. Therefore, an
interface is required to connect the PHY to the re-
peater, and the most commonly used interface is the
Medium Independent Interface (MII). The MII is also
defined by the 100BASE-X standard and provides a
level of compatibility between all silicon solutions today.
An MII interface and its relation to the PHY is shown in
Figure 2.
The Auto-Negotiation sublayer is not required in
Using the MII allows an easy connection of any re-
peater with the MII interface to any PHY or other silicon
device that also has an MII interface.
相關PDF資料 |
PDF描述 |
|---|---|
| 2118 | 2118 |
| 2124-12L | 12 Watts, 22 Volts, Class C Microwave 2200 - 2400 MHz |
| 2128E | In-System Programmable SuperFAST⑩ High Density PLD |
| 2128VE | 3.3V In-System Programmable SuperFAST⑩ High Density PLD |
| 2128VL | 2.5V In-System Programmable SuperFAST⑩ High Density PLD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 2117-632-AL | 功能描述:1/4 HEX X 1-5/16 LENGTH 制造商:raf electronic hardware 系列:- 零件狀態:在售 類型:六角支座 有絲/無絲:有螺紋 公母:母頭，母頭 螺釘，螺紋規格:#6-32 直徑 - 內部:- 直徑 - 外部:0.250"（6.35mm） 1/4" 六角形 板間高度:1.313"（33.35mm）1 5/16" 長度 - 總:1.313"（33.35mm）1 5/16" 特性:- 材料:鋁 鍍層:- 顏色:- 標準包裝:1 |
| 2117-632-AL-7 | 功能描述:支架與墊片 1/4 Hex Fem Stdoff 1-5/16" Alum 6-32 RoHS:否 制造商:Schurter 類型:Transipillar Spacers 長度:16 m 螺紋大小:M4 外徑:10 mm 材料:Nylon with Steel 電鍍:Zinc |
| 2117-632-N | 功能描述:支架與墊片 1/4 Hex Fem Stdoff 1-5/16" NYL 6-32 RoHS:否 制造商:Schurter 類型:Transipillar Spacers 長度:16 m 螺紋大小:M4 外徑:10 mm 材料:Nylon with Steel 電鍍:Zinc |
| 2117-632-SS | 功能描述:支架與墊片 1/4 Hex Fem Stdoff 1-5/16" SS 6-32 RoHS:否 制造商:Schurter 類型:Transipillar Spacers 長度:16 m 螺紋大小:M4 外徑:10 mm 材料:Nylon with Steel 電鍍:Zinc |
| 211766-1 | 功能描述:標準環形連接器 PLUG 9 POSITION shell size 17 RoHS:否 制造商:Hirose Connector 系列:EM-W 產品類型:Accessories 位置/觸點數量:1 觸點類型: 觸點電鍍: 安裝風格:Cable 外殼材質: 端接類型:Clamp 電壓額定值: |
發布緊急采購，3分鐘左右您將得到回復。