- 您現在的位置：買賣IC網 > PDF目錄116659 > 530EC301M000DGR (SILICON LABORATORIES) CRYSTAL OSCILLATOR, CLOCK, 301 MHz, LVPECL OUTPUT PDF資料下載
參數資料
| 型號： | 530EC301M000DGR |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | XO, clock |
| 英文描述： | CRYSTAL OSCILLATOR, CLOCK, 301 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT, SMD, 6 PIN |
| 文件頁數： | 1/12頁 |
| 文件大?。?/td> | 215K |
| 代理商： | 530EC301M000DGR |
Rev. 1.1 6/07
Copyright 2007 by Silicon Laboratories
Si530/531
CRYSTAL OSCILLATOR (XO)
(10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
Clock
Synthesis
VDD
CLK+
CLK–
OE
GND
Ordering Information:
See page 7.
Pin Assignments:
See page 6.
(Top View)
Si5602
1
2
3
6
5
4
GND
OE
VDD
CLK+
CLK–
NC
1
2
3
6
5
4
GND
NC
VDD
CLK
NC
OE
1
2
3
6
5
4
GND
NC
VDD
CLK+
CLK–
OE
Si530 (LVDS/LVPECL/CML)
Si530 (CMOS)
Si531 (LVDS/LVPECL/CML)
REVISION D
相關PDF資料 |
PDF描述 |
|---|---|
| 530EC329M000DGR | CRYSTAL OSCILLATOR, CLOCK, 329 MHz, LVPECL OUTPUT |
| 531SC485M000DG | CRYSTAL OSCILLATOR, CLOCK, 485 MHz, LVDS OUTPUT |
| 531SC500M000DG | CRYSTAL OSCILLATOR, CLOCK, 500 MHz, LVDS OUTPUT |
| 531SC558M000DGR | CRYSTAL OSCILLATOR, CLOCK, 558 MHz, LVDS OUTPUT |
| 530SC413M000DG | CRYSTAL OSCILLATOR, CLOCK, 413 MHz, LVDS OUTPUT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 530EC311M040DG | 制造商:Silicon Laboratories Inc 功能描述:SI530 2.5V LVPECL, 20 PPM TOTAL, 7 PPM TEMP, 311.04 MHZ - Trays |
| 530EC311M040DGR | 功能描述:311.04MHz LVPECL XO (Standard) Oscillator Surface Mount 2.5V 121mA Enable/Disable 制造商:silicon labs 系列:Si530 包裝:帶卷（TR） 零件狀態:有效 類型:XO（標準） 頻率:311.04MHz 功能:啟用/禁用 輸出:LVPECL 電壓 - 電源:2.5V 頻率穩定度:±7ppm 工作溫度:-40°C ~ 85°C 電流 - 電源（最大值）:121mA 等級:- 安裝類型:表面貼裝 大小/尺寸:0.276" 長 x 0.197" 寬（7.00mm x 5.00mm） 高度:0.071"（1.80mm） 封裝/外殼:6-SMD，無引線（DFN，LCC） 電流 - 電源（禁用）（最大值）:75mA 標準包裝:250 |
| 530EC312M500DG | 制造商:Silicon Laboratories Inc 功能描述:SI530 2.5V LVPECL, 20 PPM TOTAL, 7 PPM TEMP, 312.5 MHZ - Trays |
| 530EC312M500DGR | 功能描述:312.5MHz LVPECL XO (Standard) Oscillator Surface Mount 2.5V 121mA Enable/Disable 制造商:silicon labs 系列:Si530 包裝:帶卷（TR） 零件狀態:有效 類型:XO（標準） 頻率:312.5MHz 功能:啟用/禁用 輸出:LVPECL 電壓 - 電源:2.5V 頻率穩定度:±7ppm 工作溫度:-40°C ~ 85°C 電流 - 電源（最大值）:121mA 等級:- 安裝類型:表面貼裝 大小/尺寸:0.276" 長 x 0.197" 寬（7.00mm x 5.00mm） 高度:0.071"（1.80mm） 封裝/外殼:6-SMD，無引線（DFN，LCC） 電流 - 電源（禁用）（最大值）:75mA 標準包裝:250 |
| 530EC622M080DG | 制造商:Silicon Laboratories Inc 功能描述:SI530 2.5V LVPECL, 20 PPM TOTAL, 7 PPM TEMP, 622.08 MHZ - Trays |
發布緊急采購，3分鐘左右您將得到回復。