欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 550AD000150BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 121.1636 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/44頁
文件大小: 556K
代理商: 550AD000150BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si550
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)
10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK–
Vc
OE
GND
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
相關PDF資料
PDF描述
550AF27M0000BGR VCXO, CLOCK, 27 MHz, LVPECL OUTPUT
550CE100M000BGR VCXO, CLOCK, 100 MHz, CMOS OUTPUT
550CE34M3680BG VCXO, CLOCK, 34.368 MHz, CMOS OUTPUT
550CA52M0000BGR VCXO, CLOCK, 52 MHz, CMOS OUTPUT
550CD105M000BG VCXO, CLOCK, 105 MHz, CMOS OUTPUT
相關代理商/技術參數
參數描述
550AD000244DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550AD000244DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
550AD000263DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550AD000263DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
550AD000288DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
主站蜘蛛池模板: 牟定县| 安图县| 依安县| 隆化县| 盐城市| 泽普县| 泸溪县| 仪征市| 宾川县| 宁河县| 当雄县| 察雅县| 天气| 华阴市| 黄浦区| 永仁县| 凭祥市| 景德镇市| 巴塘县| 余干县| 昂仁县| 南丰县| 峨边| 海林市| 福建省| 金堂县| 闽清县| 五华县| 谷城县| 西安市| 青神县| 兰坪| 台前县| 洛浦县| 井陉县| 抚宁县| 四会市| 绩溪县| 辉县市| 休宁县| 斗六市|