欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 550AD27M0000BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 27 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/44頁
文件大小: 556K
代理商: 550AD27M0000BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si550
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)
10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK–
Vc
OE
GND
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
相關PDF資料
PDF描述
554FC000263BGR VCXO, CLOCK, 133.30286 MHz, LVDS OUTPUT
550DD173M371BG VCXO, CLOCK, 173.371 MHz, CMOS/TTL OUTPUT
550BE74M2500BG VCXO, CLOCK, 74.25 MHz, LVDS OUTPUT
550BD1046M00BG VCXO, CLOCK, 1046 MHz, LVDS OUTPUT
550CE135M000BGR VCXO, CLOCK, 135 MHz, CMOS OUTPUT
相關代理商/技術參數
參數描述
550AD311M040DG 制造商:Silicon Laboratories Inc 功能描述:
550AD312M000DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550AD312M000DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
550AD40M0000DG 制造商:Silicon Laboratories Inc 功能描述:
550AD40M0000DGR 制造商:Silicon Laboratories Inc 功能描述:
主站蜘蛛池模板: 锦屏县| 镇原县| 新竹县| 会宁县| 华容县| 永仁县| 南木林县| 海伦市| 徐汇区| 高州市| 赣州市| 泰来县| 秀山| 左贡县| 古蔺县| 陆川县| 盱眙县| 合水县| 浑源县| 申扎县| 庆元县| 淳化县| 三门峡市| 昭苏县| 霸州市| 原阳县| 乌鲁木齐市| 康保县| 休宁县| 乐陵市| 米脂县| 通辽市| 宜兴市| 太和县| 新民市| 阳曲县| 高邑县| 清河县| 台江县| 万载县| 辽阳市|