欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): 550AD77M7600BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 77.76 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁(yè)數(shù): 1/44頁(yè)
文件大小: 556K
代理商: 550AD77M7600BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si550
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)
10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK–
Vc
OE
GND
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
相關(guān)PDF資料
PDF描述
554CC000030BGR VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
554CD000010BG VCXO, CLOCK, 108 MHz, CMOS OUTPUT
554CD000130BGR VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
552AD000209BG VCXO, CLOCK, 155.52 MHz, LVPECL OUTPUT
550BF128M000BGR VCXO, CLOCK, 128 MHz, LVDS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
550AD77M7600DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 77.76MHZ VCXO LVPECL 6SMD - Trays
550AD983M040DG 功能描述:VCXO振蕩器 SINGLE VCXO 6 PIN 0.5PS RS JTR RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
550AE000131DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.32658MHZ VCXO LVPECL 6SMD - Tape and Reel
550AE100M000DG 功能描述:VCXO振蕩器 550 VCXO LVPECL 3.3V 100MHz RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
550AE100M000DGR 制造商:Silicon Laboratories Inc 功能描述:
主站蜘蛛池模板: 沁阳市| 伊春市| 郴州市| 驻马店市| 芜湖市| 瑞安市| 宁陕县| 曲周县| 山丹县| 墨竹工卡县| 新干县| 池州市| 黑水县| 莲花县| 稷山县| 祁门县| 嵩明县| 定南县| 大冶市| 盐津县| 阿尔山市| 黄龙县| 黄山市| 泉州市| 都昌县| 宝丰县| 噶尔县| 丰原市| 兴化市| 福州市| 安丘市| 新乡县| 卫辉市| 天津市| 根河市| 斗六市| 太康县| 郑州市| 武清区| 沅江市| 新绛县|