欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 550AE27M0000BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 27 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/44頁
文件大小: 556K
代理商: 550AE27M0000BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si550
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)
10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK–
Vc
OE
GND
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
相關PDF資料
PDF描述
550AE40M0000BG VCXO, CLOCK, 40 MHz, LVPECL OUTPUT
550AE75M0000BGR VCXO, CLOCK, 75 MHz, LVPECL OUTPUT
552AC000108BGR VCXO, CLOCK, 693.48299 MHz, LVPECL OUTPUT
552AC000108BG VCXO, CLOCK, 693.48299 MHz, LVPECL OUTPUT
552AC000124BGR VCXO, CLOCK, 212.5 MHz, LVPECL OUTPUT
相關代理商/技術參數
參數描述
550AE448M000DG 制造商:Silicon Laboratories Inc 功能描述:
550AE460M000DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550AE460M000DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
550AE460M800DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550AE460M800DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
主站蜘蛛池模板: 吉隆县| 深圳市| 青冈县| 汽车| 柘城县| 西平县| 浮梁县| 闽侯县| 当阳市| 济南市| 黄陵县| 湖北省| 昌都县| 霍山县| 瑞安市| 南雄市| 南华县| 宜兴市| 天全县| 临夏县| 虹口区| 淮南市| 桃源县| 和田市| 岚皋县| 祁连县| 屏边| 基隆市| 嘉义县| 洛川县| 全州县| 滕州市| 阿巴嘎旗| 河津市| 钟山县| 鄂温| 万盛区| 苏尼特左旗| 雷山县| 池州市| 佛冈县|