欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): 550AF1400M00BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 1400 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數(shù): 1/44頁
文件大小: 556K
代理商: 550AF1400M00BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si550
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)
10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK–
Vc
OE
GND
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
相關(guān)PDF資料
PDF描述
550BD148M500BG VCXO, CLOCK, 148.5 MHz, LVDS OUTPUT
550BE510M000BG VCXO, CLOCK, 510 MHz, LVDS OUTPUT
550CC28M0000BG VCXO, CLOCK, 28 MHz, CMOS OUTPUT
550CD74M2500BG VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
550CE15M3600BGR VCXO, CLOCK, 15.36 MHz, CMOS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
550AF146M286DG 制造商:Silicon Laboratories Inc 功能描述:
550AF148M500DGR 制造商:Silicon Laboratories Inc 功能描述:
550AF156M280DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550AF156M280DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
550AF200M000DG 制造商:Silicon Laboratories Inc 功能描述:
主站蜘蛛池模板: 丹寨县| 瓦房店市| 文山县| 南丰县| 武清区| 马边| 广州市| 滨海县| 金川县| 通许县| 剑川县| 巴彦县| 沈丘县| 三门县| 五峰| 万荣县| 太和县| 华蓥市| 吉木萨尔县| 怀仁县| 北宁市| 应城市| 东平县| 徐闻县| 余干县| 武川县| 新平| 贡嘎县| 广河县| 琼结县| 从化市| 崇礼县| 罗甸县| 邵阳县| 苏州市| 观塘区| 商河县| 错那县| 敦化市| 科尔| 麟游县|