欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 550BF080M000DG
廠商: SILICON LABORATORIES
元件分類: XO, clock
英文描述: VCXO, CLOCK, 80 MHz, LVDS OUTPUT
封裝: ROHS COMPLIANT PACKAGE-6
文件頁數: 1/14頁
文件大小: 230K
代理商: 550BF080M000DG
Rev. 0.6 6/07
Copyright 2007 by Silicon Laboratories
Si550
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)
10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXOs, where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC-based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory-configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating the long lead times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 to 945 MHz
and selected frequencies to
1.4 GHz
3rd generation DSPLL with
superior jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK–
Vc
OE
GND
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
Si550
REVISION D
相關PDF資料
PDF描述
550BF145M500DG VCXO, CLOCK, 145.5 MHz, LVDS OUTPUT
550CJ026M000DGR VCXO, CLOCK, 26 MHz, CMOS OUTPUT
5G534A-80T-FREQ VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT
5G534F-150T-FREQ VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT
571BBAFREQDG VCXO, CLOCK, 10 MHz - 945 MHz, LVDS OUTPUT
相關代理商/技術參數
參數描述
550BF1000M00DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 1GHZ VCXO LVDS 6SMD - Trays
550BF1000M00DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 1GHZ VCXO LVDS 6SMD - Tape and Reel
550BF100M000DG 功能描述:VCXO振蕩器 SNGL VCXO 6 PIN 7mm x 5mm RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
550BF120M000DG 制造商:Silicon Laboratories Inc 功能描述:
550BF125M000DG 功能描述:VCXO振蕩器 SNGL VCXO 6 PIN 7mm x 5mm RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
主站蜘蛛池模板: 西峡县| 前郭尔| 滨州市| 玛曲县| 页游| 云霄县| 新营市| 杭州市| 双辽市| 固原市| 西和县| 买车| 屏东县| 溧水县| 阳新县| 罗源县| 锦屏县| 民和| 呼和浩特市| 东海县| 沁阳市| 无为县| 洛阳市| 乳源| 武冈市| 乐山市| 安远县| 西藏| 固阳县| 宾阳县| 敦煌市| 义乌市| 清新县| 红河县| 平乐县| 大新县| 章丘市| 乐安县| 天镇县| 志丹县| 临清市|