欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 550BF148M500DGR
廠商: SILICON LABORATORIES
元件分類: XO, clock
英文描述: VCXO, CLOCK, 148.5 MHz, LVDS OUTPUT
封裝: ROHS COMPLIANT PACKAGE-6
文件頁數: 1/14頁
文件大小: 230K
代理商: 550BF148M500DGR
Rev. 0.6 6/07
Copyright 2007 by Silicon Laboratories
Si550
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)
10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXOs, where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC-based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory-configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating the long lead times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 to 945 MHz
and selected frequencies to
1.4 GHz
3rd generation DSPLL with
superior jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK–
Vc
OE
GND
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
Si550
REVISION D
相關PDF資料
PDF描述
550CH100M000DGR VCXO, CLOCK, 100 MHz, CMOS OUTPUT
550CJ020M000DGR VCXO, CLOCK, 20 MHz, CMOS OUTPUT
550CJ032M768DGR VCXO, CLOCK, 32.768 MHz, CMOS OUTPUT
550CJ040M000DGR VCXO, CLOCK, 40 MHz, CMOS OUTPUT
5G534A-80N-FREQ VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT
相關代理商/技術參數
參數描述
550BF156M280DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
550BF156M280DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
550BF160M000DG 制造商:Silicon Laboratories Inc 功能描述:
550BF200M000DG 制造商:Silicon Laboratories Inc 功能描述:
550BF200M000DGR 制造商:Silicon Laboratories Inc 功能描述:
主站蜘蛛池模板: 青铜峡市| 宣威市| 普兰店市| 桓台县| 仙桃市| 荆州市| 吕梁市| 商都县| 汕头市| 新民市| 铁岭县| 馆陶县| 兴山县| 缙云县| 大悟县| 西安市| 台北县| 麦盖提县| 克拉玛依市| 台江县| 新安县| 连平县| 蒙城县| 连江县| 林口县| 四子王旗| 贵阳市| 麟游县| 五大连池市| 乌兰县| 城固县| 和田市| 太仆寺旗| 十堰市| 巩义市| 宜宾市| 田林县| 秦安县| 娄底市| 广饶县| 钟祥市|