- 您現在的位置：買賣IC網 > PDF目錄143155 > 550ME491M520DGR (SILICON LABORATORIES) VCXO, CLOCK, 491.52 MHz, LVPECL OUTPUT PDF資料下載
參數資料
| 型號： | 550ME491M520DGR |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 491.52 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-6 |
| 文件頁數： | 1/14頁 |
| 文件大小： | 230K |
| 代理商： | 550ME491M520DGR |
Rev. 0.6 6/07
Copyright 2007 by Silicon Laboratories
Si550
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)
10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXOs, where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC-based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory-configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating the long lead times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 to 945 MHz
and selected frequencies to
1.4 GHz
3rd generation DSPLL with
superior jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK–
Vc
OE
GND
Ordering Information:
See page 8.
Pin Assignments:
See page 7.
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
Si550
REVISION D
相關PDF資料 |
PDF描述 |
|---|---|
| 5G14A-200N-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, CMOS/TTL OUTPUT |
| 550MM128M000DGR | VCXO, CLOCK, 128 MHz, LVPECL OUTPUT |
| 550NJ125M000DG | VCXO, CLOCK, 125 MHz, LVDS OUTPUT |
| 550PC020M480DGR | VCXO, CLOCK, 20.48 MHz, CMOS OUTPUT |
| 550GC050M000DG | VCXO, CLOCK, 50 MHz, CMOS OUTPUT |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 550ME622M080DGR | 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ VCXO LVPECL 6SMD - Tape and Reel |
| 550ME693M483DG | 制造商:Silicon Laboratories Inc 功能描述:VCXO, 693.483000MHZ, LVPECL, 3.3V - Trays |
| 550ME693M483DGR | 制造商:Silicon Laboratories Inc 功能描述:VCXO, 693.483000MHZ, LVPECL, 3.3V - Tape and Reel |
| 550ME693M493DG | 制造商:Silicon Laboratories Inc 功能描述:VCXO, 693.49300MHZ, LVPECL, 3.3V - Trays |
| 550ME693M493DGR | 制造商:Silicon Laboratories Inc 功能描述:VCXO, 693.49300MHZ, LVPECL, 3.3V - Tape and Reel |
發布緊急采購，3分鐘左右您將得到回復。