欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): 550PE019M440DGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 19.44 MHz, CMOS OUTPUT
封裝: ROHS COMPLIANT PACKAGE-6
文件頁(yè)數(shù): 1/14頁(yè)
文件大?。?/td> 230K
代理商: 550PE019M440DGR
Rev. 0.6 6/07
Copyright 2007 by Silicon Laboratories
Si550
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO)
10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXOs, where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC-based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory-configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating the long lead times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10 to 945 MHz
and selected frequencies to
1.4 GHz
3rd generation DSPLL with
superior jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK–
Vc
OE
GND
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
Si550
REVISION D
相關(guān)PDF資料
PDF描述
554DC000159DGR VCXO, CLOCK, ECL OUTPUT
571BCB000105DG VCXO, CLOCK, 10 MHz - 810 MHz, LVDS OUTPUT
5G42D-80M-FREQ VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT
5G576C-80T-FREQ VCXO, CLOCK, 0.625 MHz - 50 MHz, HCMOS/TTL OUTPUT
5G14E-80M-50.000 VCXO, CLOCK, 50 MHz, CMOS/TTL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
550PE19M4400DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 19.44MHZ VCXO CMOS 6SMD - Trays
550PG50M4000DG 功能描述:VCXO振蕩器 SINGLE VCXO 6 PIN 0.5PS RS JTR RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
550PG74M2500DG 功能描述:VCXO振蕩器 SNGL VCXO 6 PIN 7mm x 5mm RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
550PH16M9344DG 功能描述:VCXO振蕩器 SNGL VCXO 6PIN 0.5 ps RMS jitter RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
550PK13M4500DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 13.45MHZ VCXO CMOS 6SMD - Trays
主站蜘蛛池模板: 泽普县| 广河县| 吉木乃县| 吴江市| 昌江| 北辰区| 手游| 体育| 和政县| 长沙县| 瑞安市| 兰州市| 天镇县| 增城市| 扬州市| 琼海市| 白山市| 济阳县| 榆中县| 赤城县| 磐石市| 息烽县| 湟中县| 盘山县| 桐柏县| 卢氏县| 东辽县| 罗源县| 潮安县| 丰顺县| 且末县| 安达市| 康保县| 三原县| 青川县| 元谋县| 大同县| 读书| 延川县| 区。| 独山县|