欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552AA000027BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 693.48299 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大小: 3734K
代理商: 552AA000027BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
552AA000112BG VCXO, CLOCK, 644.53125 MHz, LVPECL OUTPUT
552AA000116BGR VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT
552AA000116BG VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT
552AC000011BGR VCXO, CLOCK, 707.35265 MHz, LVPECL OUTPUT
552AC000018BGR VCXO, CLOCK, 74.25 MHz, LVPECL OUTPUT
相關代理商/技術參數
參數描述
552AA000107DG 制造商:Silicon Laboratories Inc 功能描述:
552AA000107DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/669.32658MHZ VCXO LVPECL 6PIN - Tape and Reel
552AA000177DG 制造商:Silicon Laboratories Inc 功能描述:
552AA000177DGR 制造商:Silicon Laboratories Inc 功能描述:
552AA000240DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.32658MHZ/690.75059MHZ VCXO LVPECL 6PIN - Trays
主站蜘蛛池模板: 泸定县| 淮北市| 九江市| 诸暨市| 浦县| 纳雍县| 彭山县| 雅安市| 宾阳县| 枣阳市| 嘉定区| 景洪市| 栖霞市| 五常市| 乐昌市| 冀州市| 驻马店市| 潞城市| 福鼎市| 务川| 静安区| 衡阳县| 博客| 仪征市| 新干县| 水富县| 聂拉木县| 襄垣县| 西乌| 普格县| 工布江达县| 晋中市| 泰宁县| 阳高县| 阿克| 大新县| 育儿| 龙陵县| 仙居县| 玛纳斯县| 隆德县|