欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552AA000121BG
廠商: SILICON LABORATORIES
元件分類: XO, clock
英文描述: VCXO, CLOCK, 666.51429 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大小: 3734K
代理商: 552AA000121BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
554AD000163BG VCXO, CLOCK, 108 MHz, LVPECL OUTPUT
550FD148M500BGR VCXO, CLOCK, 148.5 MHz, LVDS OUTPUT
554AD000124BG VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT
554AA000145BGR VCXO, CLOCK, 704.38058 MHz, LVPECL OUTPUT
552BE000142BG VCXO, CLOCK, 159.375 MHz, LVDS OUTPUT
相關代理商/技術參數
參數描述
552AA000177DG 制造商:Silicon Laboratories Inc 功能描述:
552AA000177DGR 制造商:Silicon Laboratories Inc 功能描述:
552AA000240DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.32658MHZ/690.75059MHZ VCXO LVPECL 6PIN - Trays
552AA000240DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.32658MHZ/690.75059MHZ VCXO LVPECL 6PIN - Tape and Reel
552AA000260DG 制造商:Silicon Laboratories Inc 功能描述:
主站蜘蛛池模板: 东丽区| 会宁县| 田林县| 宾川县| 精河县| 阳西县| 大厂| 石楼县| 和顺县| 永胜县| 乐陵市| 厦门市| 广德县| 宣城市| 德格县| 宜章县| 金寨县| 调兵山市| 乌审旗| 通辽市| 武鸣县| 长武县| 黄山市| 图木舒克市| 临邑县| 莱西市| 旬阳县| 霍邱县| 桂林市| 茶陵县| 竹北市| 兴和县| 彰化市| 华宁县| 略阳县| 安宁市| 灵山县| 郑州市| 松江区| 车致| 隆子县|