欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552AD000104BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 156.25 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大小: 3734K
代理商: 552AD000104BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
52.0MHZCFPV-41A VCXO, CLOCK, 52 MHz, HCMOS OUTPUT
52.0MHZCFPV-42IB VCXO, CLOCK, 52 MHz, HCMOS OUTPUT
52.0MHZCFPV-42IC VCXO, CLOCK, 52 MHz, HCMOS OUTPUT
52.0MHZCFPV-44IB VCXO, CLOCK, 52 MHz, HCMOS OUTPUT
5GS14G-B-80T-FREQ VCXO, SINE OUTPUT, 10 MHz - 156 MHz
相關代理商/技術參數
參數描述
552AD000104DG 功能描述:OSCILL 155.52/156.25MHZ VCXO SMD RoHS:是 類別:晶體和振蕩器 >> 振蕩器 系列:Si552 標準包裝:1 系列:VG-4512CA 類型:VCXO 頻率:153.6MHz 功能:三態(輸出啟用) 輸出:LVPECL 電源電壓:3.3V 頻率穩定性:- 工作溫度:-40°C ~ 85°C 電流 - 電源(最大):60mA 額定值:- 安裝類型:表面貼裝 尺寸/尺寸:0.276" L x 0.197" W(7.00mm x 5.00mm) 高度:0.071"(1.80mm) 封裝/外殼:6-SMD,無引線(DFN,LCC) 包裝:Digi-Reel® 電流 - 電源(禁用)(最大):- 其它名稱:SER3790DKR
552AD000112DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ VCXO LVPECL 6PIN - Trays
552AD000112DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ VCXO LVPECL 6PIN - Tape and Reel
552AD000116DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/669.32658MHZ VCXO LVPECL 6PIN - Trays
552AD000116DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/669.32658MHZ VCXO LVPECL 6PIN - Tape and Reel
主站蜘蛛池模板: 岳池县| 松溪县| 盐津县| 陕西省| 鹤壁市| 三原县| 湖南省| 南汇区| 通榆县| 汉中市| 齐齐哈尔市| 广宁县| 鄱阳县| 金塔县| 南平市| 台北县| 古丈县| 富蕴县| 翁牛特旗| 华阴市| 玉树县| 玉山县| 霍山县| 梧州市| 新密市| 上林县| 武平县| 垣曲县| 白城市| 富蕴县| 什邡市| 舞阳县| 保靖县| 公主岭市| 邢台市| 华亭县| 宜昌市| 广灵县| 绥阳县| 苍南县| 丹棱县|