欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552AD000176BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 768 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大小: 3734K
代理商: 552AD000176BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
550AC312M500BGR VCXO, CLOCK, 312.5 MHz, LVPECL OUTPUT
550AC634M100BG VCXO, CLOCK, 634.1 MHz, LVPECL OUTPUT
550AD000148BG VCXO, CLOCK, 296.703297 MHz, LVPECL OUTPUT
554DF000251BGR VCXO, CLOCK, 333.25714 MHz, CMOS/TTL OUTPUT
550BE622M080BG VCXO, CLOCK, 622.08 MHz, LVDS OUTPUT
相關代理商/技術參數
參數描述
552AD000191DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/672.16271MHZ VCXO LVPECL 6PIN - Trays
552AD000215DG 制造商:Silicon Laboratories Inc 功能描述:
552AD000226DG 功能描述:VCXO振蕩器 Dual VCXO 7mmx5mm 6 pin RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
552AD000270DG 功能描述:VCXO振蕩器 148.5/148.351648MHZ RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
552AD000293DG 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 622.08MHZ/672.16266MHZ VCXO LVPECL 6-P - Trays
主站蜘蛛池模板: 偏关县| 德昌县| 万山特区| 宝应县| 沐川县| 罗江县| 太保市| 普安县| 万盛区| 阳春市| 泰和县| 藁城市| 安阳市| 兴城市| 乌苏市| 彭泽县| 余干县| 延庆县| 高密市| 小金县| 尖扎县| 望奎县| 桑植县| 扎囊县| 静安区| 开鲁县| 扎赉特旗| 屯昌县| 遂溪县| 通江县| 崇左市| 宝丰县| 松江区| 宁武县| 米林县| 九江县| 呼和浩特市| 额济纳旗| 贡觉县| 阳西县| 庆安县|