欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552AE000206BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 307.2 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大小: 3734K
代理商: 552AE000206BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
552BD000232BGR VCXO, CLOCK, 146.286 MHz, LVDS OUTPUT
552CD000109BG VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
552AD000127BGR VCXO, CLOCK, 693.48299 MHz, LVPECL OUTPUT
552AD000006BGR VCXO, CLOCK, 622.08 MHz, LVPECL OUTPUT
552BD000118BGR VCXO, CLOCK, 74.25 MHz, LVDS OUTPUT
相關代理商/技術參數
參數描述
552AE000269DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 512MHZ/640MHZ VCXO LVPECL 6PIN - Trays
552AE000269DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 512MHZ/640MHZ VCXO LVPECL 6PIN - Tape and Reel
552AE000299DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.3265MHZ/670.8386MHZ VCXO LVPECL 6PIN - Trays
552AE000299DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 669.3265MHZ/670.8386MHZ VCXO LVPECL 6PIN - Tape and Reel
552AE000394DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
主站蜘蛛池模板: 临颍县| 观塘区| 虹口区| 临清市| 通辽市| 宿州市| 安庆市| 庆安县| 乐都县| 岳西县| 江津市| 格尔木市| 安庆市| 林周县| 瑞安市| 汝南县| 沁源县| 德化县| 色达县| 丰台区| 乾安县| 九江市| 小金县| 加查县| 呼玛县| 普兰店市| 珲春市| 德惠市| 牙克石市| 方山县| 延安市| 雷波县| 渑池县| 农安县| 石泉县| 抚州市| 达拉特旗| 西畴县| 南京市| 临湘市| 阿拉善左旗|