欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552AF000108BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 693.48299 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大小: 3734K
代理商: 552AF000108BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
550DE1400M00BGR VCXO, CLOCK, 1400 MHz, CMOS/TTL OUTPUT
554AF000201BGR VCXO, CLOCK, 1400 MHz, LVPECL OUTPUT
552GE000032BGR VCXO, CLOCK, 148.5 MHz, CMOS OUTPUT
550AA77M0000BG VCXO, CLOCK, 77 MHz, LVPECL OUTPUT
550AE569M200BGR VCXO, CLOCK, 569.2 MHz, LVPECL OUTPUT
相關代理商/技術參數
參數描述
552AF000147DGR 制造商:Silicon Laboratories Inc 功能描述:DUAL VCXO, LVPECL, 3.3V - Tape and Reel
552AF000177DG 制造商:Silicon Laboratories Inc 功能描述:DUAL VCXO, LVPECL, 3.3V - Trays
552AF000177DGR 制造商:Silicon Laboratories Inc 功能描述:DUAL VCXO, LVPECL, 3.3V - Tape and Reel
552AF000207DG 制造商:Silicon Laboratories Inc 功能描述:
552AF000207DGR 制造商:Silicon Laboratories 功能描述:Controlled Oscillator 622.08MHz/625MHz VCXO LVPECL 6-Pin SMD T/R
主站蜘蛛池模板: 白银市| 枣强县| 浪卡子县| 乳源| 盐边县| 璧山县| 东安县| 牡丹江市| 吉水县| 大同县| 西青区| 慈利县| 嵊州市| 陇南市| 上饶市| 丘北县| 定陶县| 建水县| 屯门区| 花垣县| 永年县| 赤水市| 双江| 呼伦贝尔市| 岳阳市| 武山县| 敖汉旗| 云和县| 龙州县| 广宁县| 资源县| 河源市| 临江市| 葫芦岛市| 安图县| 台南县| 清镇市| 牡丹江市| 个旧市| 黄浦区| 射洪县|