欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552BE000109BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 74.25 MHz, LVDS OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大?。?/td> 3734K
代理商: 552BE000109BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
552EC000265BG VCXO, CLOCK, 696 MHz, LVPECL OUTPUT
552GE000031BGR VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
550AC156M173BGR VCXO, CLOCK, 156.173 MHz, LVPECL OUTPUT
550AE000119BG VCXO, CLOCK, 167.331646 MHz, LVPECL OUTPUT
550AE66M6660BG VCXO, CLOCK, 66.666 MHz, LVPECL OUTPUT
相關代理商/技術參數
參數描述
552BE000118DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 74.175824MHZ/74.25MHZ VCXO LVDS 6PIN - Trays
552BE000150DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC - Trays
552BE000307DG 制造商:Silicon Laboratories Inc 功能描述:
552BE000307DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 890.10989MHZ/891MHZ VCXO LVDS 6PIN - Tape and Reel
552BE000320DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
主站蜘蛛池模板: 沙田区| 庆安县| 南通市| 琼海市| 元谋县| 巴塘县| 宿迁市| 安阳县| 忻州市| 兴文县| 喜德县| 永春县| 广宗县| 利川市| 右玉县| 托克逊县| 淳化县| 崇义县| 吉木萨尔县| 辛集市| 神农架林区| 宜兰市| 阿尔山市| 阳江市| 凯里市| 秦安县| 台北市| 曲周县| 疏附县| 大城县| 清苑县| 峨山| 甘谷县| 类乌齐县| 措美县| 高雄县| 湘阴县| 神池县| 广汉市| 牙克石市| 随州市|