欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: 552BF000108BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 693.48299 MHz, LVDS OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數(shù): 1/80頁
文件大小: 3734K
代理商: 552BF000108BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關(guān)PDF資料
PDF描述
552CF000109BGR VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
552AC000244BG VCXO, CLOCK, 64 MHz, LVPECL OUTPUT
552AD000209BGR VCXO, CLOCK, 155.52 MHz, LVPECL OUTPUT
552AB000107BGR VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT
552AE000274BG VCXO, CLOCK, 400 MHz, LVPECL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
552BF000109DG 制造商:Silicon Laboratories Inc 功能描述:
552BF000238DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
552BF000238DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
552BF000270DG 制造商:Silicon Laboratories Inc 功能描述:
552BF000455DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
主站蜘蛛池模板: 和硕县| 锦屏县| 简阳市| 无为县| 连州市| 金乡县| 桃江县| 大足县| 庐江县| 札达县| 漠河县| 青海省| 万载县| 吉木乃县| 五莲县| 金阳县| 西乌珠穆沁旗| 富锦市| 靖西县| 甘德县| 朝阳区| 绥棱县| 长海县| 大连市| 东台市| 江都市| 阳曲县| 绥棱县| 灵武市| 库尔勒市| 宁波市| 体育| 马关县| 乐山市| 吉安市| 曲周县| 甘孜县| 天津市| 淮北市| 壤塘县| 望都县|