欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): 552CC000222BGR
廠商: SILICON LABORATORIES
元件分類: XO, clock
英文描述: VCXO, CLOCK, 112.775 MHz, CMOS OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數(shù): 1/80頁
文件大小: 3734K
代理商: 552CC000222BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關(guān)PDF資料
PDF描述
550CC25M0000BGR VCXO, CLOCK, 25 MHz, CMOS OUTPUT
550AA148M500BG VCXO, CLOCK, 148.5 MHz, LVPECL OUTPUT
550AB1000M00BG VCXO, CLOCK, 1000 MHz, LVPECL OUTPUT
554CF000130BGR VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
554AE000280BG VCXO, CLOCK, 800 MHz, LVPECL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
552CC000230DG 功能描述:VCXO振蕩器 DUAL VCXO 6 PIN 0.5PS RS JTR RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
552CC000353DG 功能描述:VCXO振蕩器 DUAL VCXO 6PIN .5ps RMS jitter RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
552CC000432DG 功能描述:VCXO振蕩器 DUAL VCXO 6PIN .5ps RMS jitter RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
552CC622M080BG 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
552CC622M080BGR 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
主站蜘蛛池模板: 太仓市| 荔波县| 裕民县| 盐亭县| 金湖县| 理塘县| 泸溪县| 阜平县| 黔江区| 桐梓县| 屏南县| 苍溪县| 南昌市| 赤城县| 永顺县| 晋江市| 申扎县| 项城市| 黔东| 临城县| 巴南区| 广德县| 旅游| 泽普县| 钦州市| 石首市| 察雅县| 青河县| 商水县| 尉氏县| 循化| 临沭县| 获嘉县| 沙洋县| 旬邑县| 托里县| 临颍县| 沅陵县| 长乐市| 水富县| 赣榆县|