欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): 552HE000133BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 29 MHz, CMOS/TTL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數(shù): 1/80頁
文件大小: 3734K
代理商: 552HE000133BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關(guān)PDF資料
PDF描述
552AC000127BG VCXO, CLOCK, 693.48299 MHz, LVPECL OUTPUT
550EC100M000BGR VCXO, CLOCK, 100 MHz, LVPECL OUTPUT
550CE25M0000BG VCXO, CLOCK, 25 MHz, CMOS OUTPUT
552AF000112BG VCXO, CLOCK, 644.53125 MHz, LVPECL OUTPUT
552AD000136BG VCXO, CLOCK, 125 MHz, LVPECL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
552HE622M080BG 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
552HE622M080BGR 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
552HH000522DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
552HH000522DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
552HJ000604DG 制造商:Silicon Laboratories Inc 功能描述:DUAL VCXO - Trays
主站蜘蛛池模板: 福安市| 韩城市| 安康市| 锡林浩特市| 金川县| 元谋县| 噶尔县| 射洪县| 德庆县| 南昌市| 南涧| 若尔盖县| 尉氏县| 霍山县| 天峨县| 禄劝| 涞源县| 郴州市| 广饶县| 南丹县| 三原县| 股票| 灵璧县| 建平县| 玉山县| 横峰县| 内黄县| 凤阳县| 伊春市| 河曲县| 西乌| 清涧县| 宝鸡市| 日照市| 厦门市| 曲周县| 都匀市| 宝应县| 泰安市| 迭部县| 尚志市|