欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 554AA000124BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數: 1/115頁
文件大小: 3254K
代理商: 554AA000124BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關PDF資料
PDF描述
554AA000145BG VCXO, CLOCK, 704.38058 MHz, LVPECL OUTPUT
554AF000206BGR VCXO, CLOCK, 166.62857 MHz, LVPECL OUTPUT
552BE000142BGR VCXO, CLOCK, 159.375 MHz, LVDS OUTPUT
550AC125M000BGR VCXO, CLOCK, 125 MHz, LVPECL OUTPUT
550BE450M285BGR VCXO, CLOCK, 450.285 MHz, LVDS OUTPUT
相關代理商/技術參數
參數描述
554AA000127DG 制造商:Silicon Laboratories Inc 功能描述:
554AA000129DG 制造商:Silicon Laboratories Inc 功能描述:
554AA000141DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ/669.3265MHZ/693.48299MHZ V - Tape and Reel
554AA000189DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
554AA000189DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
主站蜘蛛池模板: 句容市| 耿马| 广南县| 文山县| 梓潼县| 崇州市| 深圳市| 中山市| 神池县| 大化| 蓬安县| 浮山县| 承德市| 郧西县| 故城县| 平舆县| 台东县| 黄浦区| 巨野县| 墨玉县| 收藏| 静安区| 阳高县| 黔南| 航空| 旬邑县| 南木林县| 衢州市| 建平县| 凤城市| 内丘县| 元阳县| 宜州市| 衢州市| 新和县| 修水县| 巩留县| 韶山市| 深泽县| 莱州市| 兰州市|