欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 554AF000201BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 1400 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數: 1/115頁
文件大小: 3254K
代理商: 554AF000201BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關PDF資料
PDF描述
554CE000166BG VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
554MF000222BG VCXO, CLOCK, 707.35265 MHz, LVPECL OUTPUT
550AE500M000BG VCXO, CLOCK, 500 MHz, LVPECL OUTPUT
550CE24M5760BGR VCXO, CLOCK, 24.576 MHz, CMOS OUTPUT
550SD270M000BG VCXO, CLOCK, 270 MHz, LVDS OUTPUT
相關代理商/技術參數
參數描述
554AF000201DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 200MHZ/500MHZ/1GHZ/1.4GHZ VCXO LVPECL 6SMD - Trays
554AF000201DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 200MHZ/500MHZ/1GHZ/1.4GHZ VCXO LVPECL 6SMD - Tape and Reel
554AF000207DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 100MHZ/106.25MHZ/124.416MHZ/125MHZ VCXO LVPECL 6S - Trays
554AF000227DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 644.53125MHZ/669.32658MHZ/693.48304MHZ/707.35265M - Trays
554AF000227DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 644.53125MHZ/669.32658MHZ/693.48304MHZ/707.35265M - Tape and Reel
主站蜘蛛池模板: 九龙城区| 凤台县| 南投市| 余姚市| 邓州市| 西丰县| 收藏| 永德县| 新乡县| 易门县| 永春县| 合阳县| 茶陵县| 沙湾县| 和顺县| 宁乡县| 西畴县| 清苑县| 崇明县| 昭平县| 和静县| 淳化县| 房山区| 沛县| 图木舒克市| 吴江市| 桦川县| 太谷县| 通河县| 阜新市| 台中市| 新田县| 临颍县| 萝北县| 安多县| 横峰县| 永平县| 谷城县| 涞源县| 鱼台县| 军事|