欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: 554AF000207DG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, LVPECL OUTPUT
封裝: ROHS COMPLIANT PACKAGE-8
文件頁數(shù): 1/14頁
文件大小: 238K
代理商: 554AF000207DG
Rev. 0.6 6/07
Copyright 2007 by Silicon Laboratories
Si554
QUAD FREQUENCY VOLTAGE-CONTROLLED CRYSTAL
OSCILLATOR (VCXO) 10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si554 quad-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory-programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
REVISION D
相關(guān)PDF資料
PDF描述
554AF000227DG VCXO, CLOCK, LVPECL OUTPUT
554BD000163DG VCXO, CLOCK, LVDS OUTPUT
6-1437145-3 INTERCONNECTION DEVICE
FSN-24A-19 INTERCONNECTION DEVICE
6-1499150-0 INTERCONNECTION DEVICE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
554AF000227DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 644.53125MHZ/669.32658MHZ/693.48304MHZ/707.35265M - Trays
554AF000227DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 644.53125MHZ/669.32658MHZ/693.48304MHZ/707.35265M - Tape and Reel
554AF000260DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
554AF000260DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
554AF000282DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ/666.51429MHZ/669.32658MHZ - Tape and Reel
主站蜘蛛池模板: 班玛县| 蕲春县| 沭阳县| 九江县| 买车| 林西县| 香河县| 延长县| 满洲里市| 平阳县| 莱芜市| 喀什市| 古田县| 巴东县| 崇信县| 娱乐| 宜宾县| 岐山县| 新建县| 长宁区| 顺义区| 名山县| 丽水市| 榆树市| 永川市| 武强县| 福州市| 通辽市| 山丹县| 平江县| 定南县| 保亭| 武陟县| 新营市| 大姚县| 八宿县| 大同县| 苗栗市| 什邡市| 察哈| 栾川县|