欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 554AH000274DG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, LVPECL OUTPUT
封裝: ROHS COMPLIANT PACKAGE-8
文件頁數: 1/14頁
文件大小: 238K
代理商: 554AH000274DG
Rev. 0.6 6/07
Copyright 2007 by Silicon Laboratories
Si554
QUAD FREQUENCY VOLTAGE-CONTROLLED CRYSTAL
OSCILLATOR (VCXO) 10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si554 quad-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory-programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
REVISION D
相關PDF資料
PDF描述
5G576B-150N-FREQ VCXO, CLOCK, 0.625 MHz - 50 MHz, HCMOS/TTL OUTPUT
5G62D-150M-FREQ VCXO, CLOCK, 0.625 MHz - 50 MHz, HCMOS/TTL OUTPUT
5G62E-200N-FREQ VCXO, CLOCK, 0.625 MHz - 50 MHz, HCMOS/TTL OUTPUT
5G14C-80N-1.000 VCXO, CLOCK, 1 MHz, CMOS/TTL OUTPUT
5G14C-80T-50.000 VCXO, CLOCK, 50 MHz, CMOS/TTL OUTPUT
相關代理商/技術參數
參數描述
554AH000274DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 624.6938MHZ/657.4219MHZ/669.3265MHZ/693.483MHZ VC - Tape and Reel
554AH000322DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 155.52MHZ/531.25MHZ/622.08MHZ/644.5313MHZ VCXO LV - Trays
554AH000322DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 155.52MHZ/531.25MHZ/622.08MHZ/644.5313MHZ VCXO LV - Tape and Reel
554AH000331DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 569.1964MHZ/690.5692MHZ/693.483MHZ/704.3806MHZ VC - Trays
554AH000342DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 10MHZ/27MHZ/148.35165MHZ/148.5MHZ VCXO LVPECL 8SM - Trays
主站蜘蛛池模板: 花莲市| 汉中市| 合阳县| 镇原县| 额济纳旗| 蓝山县| 黔南| 温宿县| 腾冲县| 云阳县| 公安县| 锦州市| 大田县| 新乐市| 乐业县| 松溪县| 临潭县| 隆安县| 辽中县| 中山市| 斗六市| 谷城县| 咸阳市| 宿州市| 红安县| 大足县| 雷州市| 道真| 军事| 松江区| 阿尔山市| 泰和县| 始兴县| 浦北县| 鲁山县| 丹阳市| 苏尼特右旗| 黔东| 凯里市| 菏泽市| 沁源县|