欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): 554BD000159BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 148.5 MHz, LVDS OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數(shù): 1/115頁
文件大小: 3254K
代理商: 554BD000159BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關(guān)PDF資料
PDF描述
554BE000163BG VCXO, CLOCK, 108 MHz, LVDS OUTPUT
554BE000167BGR VCXO, CLOCK, 866.7 MHz, LVDS OUTPUT
554CA000130BG VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
554CC000130BGR VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
554CC000130BG VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
554BD000163DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 54MHZ/74.175824MHZ/74.25MHZ/108MHZ VCXO LVDS 6SMD - Trays
554BD000323DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 108MHZ/148.3516MHZ/148.5MHZ/156.25MHZ VCXO LVDS 8 - Trays
554BD000413DG 制造商:Silicon Laboratories Inc 功能描述:QUAD VCXO, LVDS, 3.3V - Trays
554BDXXXXXXBG 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER
554BDXXXXXXBGR 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER
主站蜘蛛池模板: 崇仁县| 霸州市| 长春市| 静乐县| 武宁县| 乐都县| 聂拉木县| 新乡县| 固原市| 宁夏| 宾川县| 鞍山市| 精河县| 武鸣县| 齐河县| 阿鲁科尔沁旗| 辛集市| 永德县| 宝丰县| 衡水市| 五大连池市| 顺昌县| 泾阳县| 东乌珠穆沁旗| 河曲县| 溧阳市| 龙山县| 嵩明县| 峨山| 静安区| 三都| 兴隆县| 邯郸市| 安平县| 澎湖县| 罗甸县| 贡嘎县| 凤凰县| 车致| 旬邑县| 光泽县|