欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 554DC000219BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 124.416 MHz, CMOS/TTL OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數: 1/115頁
文件大小: 3254K
代理商: 554DC000219BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關PDF資料
PDF描述
554AF000151BGR VCXO, CLOCK, 167.33165 MHz, LVPECL OUTPUT
554AF000269BGR VCXO, CLOCK, 707.35265 MHz, LVPECL OUTPUT
554MC000273BGR VCXO, CLOCK, 86.6854 MHz, LVPECL OUTPUT
555ED155.520MHZ TCVCXO, CLOCK, 155.52 MHz, ECL 100K OUTPUT
555ACFREQ-OUT16 TCVCXO, CLOCK, 50 MHz - 200 MHz, ECL 100K OUTPUT
相關代理商/技術參數
參數描述
554DC000219DG 制造商:Silicon Laboratories Inc 功能描述:
554DC000219DGR 制造商:Silicon Laboratories Inc 功能描述:
554DC000290DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
554DC000290DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
554DCXXXXXXBG 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER
主站蜘蛛池模板: 乌拉特后旗| 永胜县| 长岭县| 望都县| 保定市| 萝北县| 辽阳市| 泰来县| 德州市| 江西省| 建平县| 勐海县| 峡江县| 贵溪市| 澎湖县| 广元市| 庄河市| 邛崃市| 正镶白旗| 湘乡市| 潼关县| 昆山市| 应城市| 甘孜县| 万全县| 高邮市| 江城| 伊金霍洛旗| 株洲市| 罗田县| 东阿县| 石景山区| 砚山县| 太康县| 金乡县| 阳东县| 秭归县| 石景山区| 潢川县| 寻乌县| 思南县|