- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄116765 > 571ACC000107DG (SILICON LABORATORIES) VCXO, CLOCK, 10 MHz - 280 MHz, LVPECL OUTPUT PDF資料下載
參數(shù)資料
| 型號(hào)： | 571ACC000107DG |
| 廠商： | SILICON LABORATORIES |
| 元件分類： | VCXO, clock |
| 英文描述： | VCXO, CLOCK, 10 MHz - 280 MHz, LVPECL OUTPUT |
| 封裝： | ROHS COMPLIANT PACKAGE-8 |
| 文件頁數(shù)： | 1/30頁 |
| 文件大小： | 361K |
| 代理商： | 571ACC000107DG |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Rev. 1.1 9/08
Copyright 2008 by Silicon Laboratories
Si570/Si571
ANY-RATE I2C PROGRAMMABLE XO/VCXO
Features
Applications
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are
user-programmable to any output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz with <1 ppb resolution. The device is programmed
via an I2C serial interface. Unlike traditional XO/VCXOs where a different
crystal is required for each output frequency, the Si57x uses one fixed-
frequency crystal and a DSPLL clock synthesis IC to provide any-rate
frequency operation. This IC-based approach allows the crystal resonator to
provide exceptional frequency stability and reliability. In addition, DSPLL
clock synthesis provides superior supply noise rejection, simplifying the task
of generating low-jitter clocks in noisy environments typically found in
communication systems.
Functional Block Diagram
Any-rate programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I2C serial interface
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
Clock
Synthesis
CLK-
CLK+
SCL
GND
OE
VDD
SDA
VC
ADC
Si571 only
Ordering Information:
See page 24.
Pin Assignments:
See page 23.
(Top View)
Si5602
Si570
Si571
1
2
3
6
5
4
NC
GND
OE
VDD
CLK+
CLK–
SDA
SCL
8
7
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
SDA
SCL
8
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 571AEB000164DG | VCXO, CLOCK, 10 MHz - 810 MHz, LVPECL OUTPUT |
| 5G14E-150N-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, CMOS/TTL OUTPUT |
| 5G14F-150M-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, CMOS/TTL OUTPUT |
| 5G42B-80M-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT |
| 5G42D-200N-FREQ | VCXO, CLOCK, 1 MHz - 50 MHz, HCMOS/TTL OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 571ACC000160DG | 制造商:Silicon Laboratories Inc 功能描述: |
| 571ACC000537DG | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays |
| 571ACC000537DGR | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel |
| 571ACC000586DG | 功能描述:VCXO振蕩器 PRGRMMBL VCXO 8 PIN 0.5PS RMS JTR RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩(wěn)定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C |
| 571ADA000105DG | 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。