- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄298414 > 5962G9654003VXC AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16 PDF資料下載
參數(shù)資料
| 型號(hào)： | 5962G9654003VXC |
| 元件分類： | 鎖存器 |
| 英文描述： | AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16 |
| 封裝： | CERAMIC, DFP-16 |
| 文件頁(yè)數(shù)： | 1/10頁(yè) |
| 文件大小： | 140K |
| 代理商： | 5962G9654003VXC |
1
UT54ACS109E
Dual J-K Flip-Flops
October 2008
www.aeroflex.com/Logic
FEATURES
0.6μm CRH CMOS Process
- Latchup immune
High speed
Low power consumption
Wide operating power supply of 3.0V to 5.5V
Available QML Q or V processes
16-lead flatpack
DESCRIPTION
The UT54ACS109E is a dual J-K positive triggered flip-flop.
A low level at the preset or clear inputs sets or resets the outputs
regardless of the other input levels. When preset and clear are
inactive (high), data at the J and K input meeting the setup time
requirements are transferred to the outputs on the positive-going
edge of the clock pulse. Following the hold time interval, data
at the J and K input can be changed without affecting the levels
at the outputs. The flip-flops can perform as toggle flip-flops
by grounding K and tying J high. They also can perform as D
flip-flops if J and K are tied together.
The devices are characterized over full HiRel temperature range
of -55
°C to +125°C.
FUNCTION TABLE
Note:
1. The output levels in this configuration are not guaranteed to meet the mini-
mum levels for VOH if the lows at preset and clear are near VIL maximum.
In addition, this configuration is nonstable; that is, it will not persist when
either preset or clear returns to its inactive (high) level.
PINOUTS
16-Lead Flatpack
Top View
LOGIC SYMBOL
INPUTS
OUTPUT
PRE
CLR
CLK
J
K
Q
L
H
X
H
L
H
L
X
L
H
L
X
H 1
H
↑
L
H
↑
H
L
Toggle
H
↑
L
H
No Change
H
↑
H
L
H
L
X
No Change
1
2
3
4
5
7
6
16
15
14
13
12
10
11
CLR1
J1
K1
CLK1
PRE1
Q1
VSS
Q1
89
VDD
CLR2
J2
K2
CLK2
PRE2
Q2
Q1
(6)
(7)
Q1
Q2
(10)
(9)
Q2
(5)
PRE1
(4)
CLK1
(1)
CLR1
(11)
PRE2
(14)
J2
(12)
CLK2
(13)
K2
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and
IEC Publication 617-12.
S
C1
R
(2)
J1
(3)
K1
(15)
CLR2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962H9654002QXA | AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16 |
| 5962H9654002QXX | AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16 |
| 5962H9654002VXC | AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16 |
| 5962H9654002VXX | AC SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16 |
| 5962H9651901QCA | ACT SERIES, QUAD 2-INPUT AND GATE, CDIP14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962H94A0305QXC | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962H9853701 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 5962L0051502VHA | 制造商:Analog Devices 功能描述:AEROSPACE 7NS SINGLE COMPARATOR - Trays |
| 5962L0052401VGA | 功能描述:校驗(yàn)器 IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
| 5962L0052401VHA | 功能描述:校驗(yàn)器 IC RoHS:否 制造商:STMicroelectronics 產(chǎn)品: 比較器類型: 通道數(shù)量: 輸出類型:Push-Pull 電源電壓-最大:5.5 V 電源電壓-最小:1.1 V 補(bǔ)償電壓（最大值）:6 mV 電源電流（最大值）:1350 nA 響應(yīng)時(shí)間: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SC-70-5 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。