欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 71V433S12PFI
廠商: Integrated Device Technology, Inc.
英文描述: 32K x 32 3.3V Synchronous SRAM Flow-Through Outputs
中文描述: 32K的× 32 3.3同步SRAM的流量通過輸出
文件頁數: 1/19頁
文件大小: 261K
代理商: 71V433S12PFI
1
2000 Integrated Device Technology, Inc.
AUGUST 2001
DSC-3729/04
Pin Description
Features
N
32K x 32 memory configuration
N
Supports high performance system speed:
Commercial and Industrial:
— 11 11ns Clock-to-Data Access (50MHz)
— 12 12ns Clock-to-Data Access (50MHz)
N
LBO
input selects interleaved or linear burst mode
N
Self-timed write cycle with global write control (
GW
), byte
write enable (
BWE
), and byte writes (
BW
x)
N
Power down controlled by ZZ input
N
Single 3.3V power supply (+10/-5%)
N
Packaged in a JEDEC Standard 100-pin rectangular plastic
thin quad flatpack (TQFP).
Description
The IDT71V433 is a 3.3V high-speed 1,048,576-bit SRAMorga-
nized as 32K x 32 with full support of various processor interfaces
including the Pentium and PowerPC. The flow-through burst archi-
tecture provides cost-effective 2-1-1-1 performance for processors up to
50 MHz.
32K x 32
3.3V Synchronous SRAM
Flow-Through Outputs
IDT71V433
A
0
–A
14
Address Inputs
Input
Synchronous
CE
Chip Enable
Input
Synchronous
CS
0
,
CS
1
Chips Selects
Input
Synchronous
OE
Output Enable
Input
Asynchronous
GW
Global Write Enable
Input
Synchronous
BWE
Byte Write Enable
Input
Synchronous
BW
1
BW
4
Individual Byte Write Selects
Input
Synchronous
CLK
Clock Input
Input
N/A
ADV
Burst Address Advance
Input
Synchronous
ADSC
Address Status (Cache Controller)
Input
Synchronous
ADSP
Address Status (Processor)
Input
Synchronous
LBO
Linear / Interleaved Burst Order
Input
DC
ZZ
Sleep Mode
Input
Asynchronous
I/O
0
–I/O
31
Data Input/Output
I/O
Synchronous
V
DD
, V
DDQ
Core and I/O Power Supply (3.3V)
Power
N/A
V
SS
, V
SSQ
Array Ground, I/O Ground
Power
N/A
3729 tbl 01
Pentiumis a trademark of Intel Corp.
PowerPC is a trademark of International Business Machines, Inc.
The IDT71V433 SRAM contains write, data-input, address and
control registers. There are no registers in the data output path (flow-
through architecture). Internal logic allows the SRAM to generate a
self-timed write based upon a decision which can be left until the
extreme end of the write cycle.
The burst mode feature offers the highest level of performance to
the systemdesigner, as the IDT71V433 can provide four cycles of data
for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address fromthe processor, initiating the
access sequence. The first cycle of output data will flow-through from
the array after a clock-to-data access time delay fromthe rising clock
edge of the same cycle. If burst mode operation is selected (
ADV
=LOW),
the subsequent three cycles of output data will be available to the
user on the next three rising clock edges. The order of these three
addresses will be defined by the internal burst counter and the
LBO
input pin.
The IDT71V433 SRAM utilizes IDT's high-performance 3.3V
CMOS process, and is packaged in a JEDEC Standard 14mmx 20mm
100-pin thin plastic quad flatpack (TQFP).
相關PDF資料
PDF描述
7207 T-1 Subminiature Lamps
7200 T-1 Subminiature Lamps
7201 T-1 Subminiature Lamps
7203 T-1 Subminiature Lamps
7205 T-1 Subminiature Lamps
相關代理商/技術參數
參數描述
71V546S100PF 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 5ns 100-Pin TQFP Tray
71V546S100PF8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 5ns 100-Pin TQFP T/R
71V546S100PFG 功能描述:靜態隨機存取存儲器 128Kx36 ZBT SYNC 3.3V PIPELINED 靜態隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
71V546S100PFG8 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 5ns 100-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC SGL 3.3V 4.5MBIT 128KX36 5NS 100TQFP - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:128Kx36 ZBT SYNC 3.3V PIPELINED SRAM
71V546S100PFGI 功能描述:靜態隨機存取存儲器 128Kx36 ZBT SYNC 3.3V PIPELINED 靜態隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
主站蜘蛛池模板: 岚皋县| 长垣县| 凌海市| 广河县| 新安县| 禹城市| 泗水县| 德阳市| 舞钢市| 修武县| 房产| 东莞市| 菏泽市| 玉屏| 若尔盖县| 兖州市| 昌吉市| 建水县| 莆田市| 江津市| 慈溪市| 桂阳县| 正宁县| 虹口区| 兴国县| 云南省| 个旧市| 油尖旺区| 华安县| 梁山县| 饶河县| 兴城市| 武义县| 东港市| 中西区| 织金县| 云阳县| 娱乐| 扶风县| 崇仁县| 苏尼特左旗|