- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298521 > 72V01L25J8 (INTEGRATED DEVICE TECHNOLOGY INC) 512 X 9 OTHER FIFO, 25 ns, PQCC32 PDF資料下載
參數(shù)資料
| 型號： | 72V01L25J8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 512 X 9 OTHER FIFO, 25 ns, PQCC32 |
| 封裝： | PLASTIC, LCC-32 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大小： | 142K |
| 代理商： | 72V01L25J8 |
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
DSC-3033/4
MAY 2003
3.3 VOLT CMOS ASYNCHRONOUS FIFO
512 x 9, 1,024 x 9,
2,048 x 9, 4,096 x 9,
8,192 x 9, 16,384 x 9
IDT72V01, IDT72V02
IDT72V03, IDT72V04
IDT72V05, IDT72V06
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
FEATURES:
3.3V family uses less power than the 5 Volt 7201/7202/7203/7204/
7205/7206 family
512 x 9 organization (72V01)
1,024 x 9 organization (72V02)
2,048 x 9 organization (72V03)
4,096 X 9 organization (72V04)
8,192 x 9 organization (72V05)
16,384 X 9 organization (72V06)
Functionally compatible with 720x family
Low-power consumption
— Active: 180 mW (max.)
— Power-down: 18 mW (max.)
15 ns access time
Asynchronous and simultaneous read and write
Fully expandable by both word depth and/or bit width
Status Flags: Empty, Half-Full, Full
Auto-retransmit capability
Available in 32-pin PLCC
Industrial temperature range (–40
°°°°°C to +85°°°°°C) is available
FUNCTIONAL BLOCK DIAGRAM
W
WRITE
CONTROL
READ
CONTROL
R
FLAG
LOGIC
EXPANSION
LOGIC
XI
WRITE
POINTER
RAM
ARRAY
512 x 9
1,024 x 9
2,048 x 9
4,096 x 9
8,192 x 9
16,384 x 9
READ
POINTER
DATA INPUTS
RESET
LOGIC
THREE-
STATE
BUFFERS
DATA OUTPUTS
EF
FF
XO/HF
RS
FL/RT
(D0-D8)
3033 drw 01
(Q0-Q8)
DESCRIPTION:
The IDT72V01/72V02/72V03/72V04/72V05/72V06 are dual-port FIFO
memoriesthatoperateatapowersupplyvoltage(Vcc)between3.0Vand3.6V.
Their architecture, functional operation and pin assignments are identical to
those of the IDT7201/7202/7203/7204/7205/7206. These devices load and
emptydataonafirst-in/first-outbasis.TheyuseFullandEmptyflagstoprevent
data overflow and underflow and expansion logic to allow for unlimited
expansion capability in both word size and depth.
The reads and writes are internally sequential through the use of ring
pointers, with no address information required to load and unload data. Data
is toggled in and out of the devices through the use of the Write (
W) and Read
(
R) pins. The devices have a maximum data access time as fast as 25 ns.
The devices utilize a 9-bit wide data array to allow for control and parity bits
at the user’s option. This feature is especially useful in data communications
applications where it is necessary to use a parity bit for transmission/reception
error checking. They also feature a Retransmit (
RT) capability that allows for
reset of the read pointer to its initial position when
RTispulsedLOWtoallowfor
retransmission from the beginning of data. A Half-Full Flag is available in the
single device mode and width expansion modes.
These FIFOs are fabricated using IDT’s high-speed CMOS technology. It
has been designed for those applications requiring asynchronous and simul-
taneous read/writes in multiprocessing and rate buffer applications.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 72V293L6PFG | 64K X 18 OTHER FIFO, 4 ns, PQFP80 |
| 72V233L6BCG | 1K X 18 OTHER FIFO, 4 ns, PBGA100 |
| 72V3613L20PQF | 64 X 36 OTHER FIFO, 12 ns, PQFP132 |
| 72V3660L6PFG8 | 4K X 36 OTHER FIFO, 4 ns, PQFP128 |
| 7305-0-15-01-47-01-10-0 | BERYLLIUM COPPER, TIN LEAD (300) OVER NICKEL FINISH, PCB TERMINAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 72V01L25JG | 制造商:Integrated Device Technology Inc 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 512X9 32PLCC - Rail/Tube |
| 72V01L25JGI | 制造商:Integrated Device Technology Inc 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH UNI-DIR 512X9 32PLCC - Rail/Tube |
| 72V01L25JGI8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO - Tape and Reel |
| 72V01L25JI | 功能描述:先進先出 512x9 3.3V ASYNC 先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V01L25JI8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Async Dual Depth/Width Uni-Dir 512 x 9 32-Pin PLCC T/R 制造商:Integrated Device Technology Inc 功能描述:512x9 3.3V ASYNC FIFO |
發(fā)布緊急采購，3分鐘左右您將得到回復。