- 您現在的位置：買賣IC網 > PDF目錄68812 > 73S1209F-44IM/F (TERIDIAN SEMICONDUCTOR CORP) POWER SUPPLY MANAGEMENT CKT, QCC44 PDF資料下載
參數資料
| 型號： | 73S1209F-44IM/F |
| 廠商： | TERIDIAN SEMICONDUCTOR CORP |
| 元件分類： | 電源管理 |
| 英文描述： | POWER SUPPLY MANAGEMENT CKT, QCC44 |
| 封裝： | LEAD FREE, QFN-44 |
| 文件頁數： | 103/123頁 |
| 文件大?。?/td> | 1385K |
| 代理商： | 73S1209F-44IM/F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁當前第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
73S1209F Data Sheet
DS_1209F_004
Smart Card Interrupt Register (SCInt): 0xFE01
0x00
When the smart card interrupt is asserted, the firmware can read this register to determine the actual
cause of the interrupt. The bits are cleared when this register is read. Each interrupt can be disabled by
the Smart Card Interrupt Enable register. Error processing must be handled by the firmware. This
register relates to the interface that is active – see the SCSel register (above).
Table 74: The SCInt Register
MSB
LSB
WAITTO CRDEVT VCCTMRI
RXDAV
TXEVT
TXSENT
TXERR
RXERR
Bit
Symbol
Function
SCInt.7
WAITTO
Wait Timeout – An ATR or card wait timeout has occurred. In sync mode,
this interrupt is asserted when the RLen counter (it advances on falling
edges of CLK/ETU) reaches the loaded (max) value. This bit is cleared
when the SCInt register is read. When running in Synchronous Clock Stop
Mode, this bit becomes RLenINT interrupt (set when the Rlen counter
reaches the terminal count).
SCInt.6
CRDEVT
Card Event – A card event is signaled via pin DETCARD either when the
Card was inserted or removed (read the CRDCtl register to determine card
presence) or there was a fault condition in the interface circuitry. This bit is
functional even if the smart card logic clock is disabled and when the
PWRDN bit is set. This bit is cleared when the SCInt register is read.
SCInt.5
VCCTMRI
VCC Timer – This bit is set when the VCCTMR times out. This bit is cleared
when the SCInt register is read.
SCInt.4
RXDAV
Rx Data Available – Data was received from the smart card because the Rx
FIFO is not empty. In bypass mode, this interrupt is generated on a falling
edge of the smart card I/O line. After receiving this interrupt in bypass
mode, firmware should disable it until the firmware has received the entire
byte and is waiting for the next start delimiter. This bit is cleared when there
is no RX data available in the RX FIFO.
SCInt.3
TXEVNT
TX Event – Set whenever the TXEMTY or TXFULL bits are set in the
SCInt.2
TXSENT
TX Sent – Set whenever the ISO UART has successfully transmitted a byte
to the smart card. Also set when a CRC/LRC byte is sent in T=1 mode. Will
not be set in T=0 when a break is detected at the end of a byte (when break
detection is enabled). This bit is cleared when the SCInt register is read.
SCInt.1
TXERR
TX Error – An error was detected during the transmission of data to the
smart card as indicated by either BREAKD or TXUNDR bit being set in the
STXCtl SFR. Additional information can be found in that register
description. This bit is cleared when the STXCtl register is read.
SCInt.0
RXERR
RX Error – An error was detected during the reception of data from the
smart card. Additional information can be found in the SRXCtl register. This
interrupt will be asserted for RXOVRR, or RX Parity error events. This bit is
cleared when the SRXCtl register is read.
80
Rev. 1.2
相關PDF資料 |
PDF描述 |
|---|---|
| 73S1210F-44IMR/F | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC44 |
| 73S1210F-68IM/F/P | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 73S1210F-44IMR/F/P | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC44 |
| 73S1210F-68IMR/F/P | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 73S1210F-68IM/F | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 73S1209F-44IMR/F | 功能描述:8位微控制器 -MCU Contained 80515-SoC Serial Hst Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| 73S1209F-44IMR/F/P | 功能描述:IC SMART CARD READER PROG 44-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:73S12xx 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:260 系列:73S12xx 核心處理器:80515 芯體尺寸:8-位 速度:24MHz 連通性:I²C，智能卡，UART/USART，USB 外圍設備:LED，POR，WDT 輸入/輸出數:9 程序存儲器容量:64KB（64K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:2K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數據轉換器:- 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:68-VFQFN 裸露焊盤 包裝:管件 |
| 73S1209F-44M/F/PD | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| 73S1209F-44MR/F/PD | 功能描述:8位微控制器 -MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| 73S1209F-68IM/F | 功能描述:8位微控制器 -MCU Contained 80515-Soc Serial Hst Interface RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發布緊急采購，3分鐘左右您將得到回復。