- 您現在的位置：買賣IC網 > PDF目錄68813 > 73S8010R-IMR/F (MAXIM INTEGRATED PRODUCTS INC) SPECIALTY ANALOG CIRCUIT, QCC32 PDF資料下載
參數資料
| 型號： | 73S8010R-IMR/F |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 模擬信號調理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, QCC32 |
| 封裝： | 5 X 5 MM, 0.80 MM HEIGHT, LEAD FREE, QFN-32 |
| 文件頁數： | 7/25頁 |
| 文件大小： | 336K |
| 代理商： | 73S8010R-IMR/F |
DS_8010R_022
73S8010R Data Sheet
Rev. 1.6
15
I
2C-bus Write to Control Register
The I
2C-bus Write command to the control register follows the format shown in Figure 5. After the START
condition, the master sends a slave address. This address is seven bits long followed by an eighth bit
which is an opcode bit (R/W) – a ‘zero’ indicates the master will write data to the control register. After
the R/W bit, the ’zero’ ACK bit is sent to the master by the device. The master now starts sending the 8
bits of data to the control register during the DATA bits. After the DATA bits, the ‘zero’ ACK bit is sent to
the master by the device. The master should send the STOP condition after receiving this ACK bit.
1-7
8
9
1-8
9
ADDRESS bits
R/
W bit
ACK bit
DATA bits
ACK bit
STOP
condition
START
condition
SCL
SDA
MSB
LSB
Figure 5: I
2C Bus Write Protocol
Table 12 describes the Status Register bits.
Table 12: Status Register Description
Power On Reset = 0x04
Name
Bit
Description
PRES
0
Set when the card is present (pin PRES is high); reset when the card is not present.
PRESL
1
Set when the PRES pin changes state (rising/falling edge); reset when the status
register is read. Generates an interrupt when set.
I/O
2
Set when I/O is high; reset when I/O is low.
SUPL
3
Set when a voltage fault is detected; reset when the status register is read.
Generates an interrupt when set.
PROT
4
Set when an over-current or over-heating fault has occurred during a card session;
reset when the status register is read. Generates an interrupt when set.
MUTE
5
Set during ATR when the card has not answered during the ISO 7816-3 time
window (40000 card clock cycles); reset when the next session begins.
EARLY
6
Set during ATR when the card has answered before 400 card clock cycles; reset
when the next session begins.
ACTIVE
7
Set when the card is active (VCC is on); reset when the card is inactive.
I
2C-bus Read from Status Register
The I
2C-bus Read Command from the Status Register follows the format shown in Figure 6. After the
START condition, the master sends a slave address. This address is seven bits long followed by an eighth
bit which is an opcode bit (R/W) – a ‘one’ indicates the master will read data from the status register. After
the R/W bit, the ’zero’ ACK bit is sent to the master by the device. The device now starts sending the 8-bit
status register data to the control register during the DATA bits. After the DATA bits, the ‘one’ ACK bit is
sent to the device by the master. The master should send the STOP condition after receiving the ACK bit.
相關PDF資料 |
PDF描述 |
|---|---|
| 73S8010R-ILR/F | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 73S8010R-IL/F | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 73S8010R-IM | SPECIALTY ANALOG CIRCUIT, QCC32 |
| 73S8010R-ILR | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 73S8010R-IMR | SPECIALTY ANALOG CIRCUIT, QCC32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 73S8014BL-IL/F | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| 73S8014BN | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Smart Card Interface |
| 73S8014BN-IL/F | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| 73S8014BN-ILR/F | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Smart Card Interface |
| 73S8014R | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Smart Card Interface |
發布緊急采購，3分鐘左右您將得到回復。