- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68813 > 73S8023C-IM (TERIDIAN SEMICONDUCTOR CORP) SPECIALTY ANALOG CIRCUIT, QCC32 PDF資料下載
參數(shù)資料
| 型號： | 73S8023C-IM |
| 廠商： | TERIDIAN SEMICONDUCTOR CORP |
| 元件分類： | 模擬信號調(diào)理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, QCC32 |
| 封裝： | 5 X 5 MM, QFN-32 |
| 文件頁數(shù)： | 6/27頁 |
| 文件大小： | 389K |
| 代理商： | 73S8023C-IM |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
73S8023C Data Sheet
DS_8023C_019
14
Rev. 1.5
8.4
Deactivation Sequence (Asynchronous Mode)
Deactivation is initiated either by the system controller by setting
CMDVCC high, or automatically in the
event of hardware faults. Hardware faults are over-current, overheating, VDD fault, VCC
1.
RST goes low at the end of time t
fault, and card
extraction during the session.
The following steps list the deactivation sequence and the timing of the card control signals when the
system controller sets the
CMDVCC high or OFF goes low due to a fault or card removal:
1
2.
CLK stops low at the end of time t
.
2
3.
I/O goes low at the end of time t
.
3
4.
V
. Out of reception mode.
CC is shut down at the end of time t 4. After a delay t 5 (discharge of the V CC capacitor), VCC is low.
RST
CLK
I/O
VCC
t
1
t
2
t
3
t
4
t
5
CMDVCC
-- OR --
OFF
Figure 7: Asynchronous Deactivation Sequence
9
OFF and Fault Detection
There are two cases for which the system controller can monitor the
OFF signal: to query regarding the
card presence outside card sessions, or for fault detection during card sessions.
Monitoring Outside a Card Session
In this condition,
CMDVCC is always high, OFF is low if the card is not present, and high if the card is
present. Because it is outside a card session, any fault detection will not act upon the
OFF signal. No
deactivation is required during this time.
Monitoring During a Card Session
CMDVCC is always low, and OFF falls low if the card is extracted or if any fault is detected. At the same
time that
OFF is set low, the sequencer starts the deactivation process.
Figure 8 shows the timing diagram for the signals
CMDVCC, PRES, and OFF during a card session and
outside the card session:
t1
≥ 0.5 s, timing by 1.5 MHz internal Oscillator
t2
≥ 7.5 s
t3
≥ 0.5 s
t4
≥ 0.5 s
t5 = depends on VCC filter capacitor.
t1 + t2 + t3 + t4 + t5 ~= 100 s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 73S8023C-IM | SPECIALTY ANALOG CIRCUIT, QCC32 |
| 73S8023C-IMR | SPECIALTY ANALOG CIRCUIT, QCC32 |
| 73S8023C-IMR | SPECIALTY ANALOG CIRCUIT, QCC32 |
| 73S8024C-IL/F | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 73S8024C-ILR/F | SPECIALTY ANALOG CIRCUIT, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 73S8023C-IM/F | 功能描述:輸入/輸出控制器接口集成電路 Smart Card Interface ISO7816-3 & EVM4.0 RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| 73S8023C-IM/F1 | 功能描述:輸入/輸出控制器接口集成電路 RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| 73S8023C-IM/F2 | 功能描述:輸入/輸出控制器接口集成電路 RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| 73S8023C-IMR/F | 功能描述:輸入/輸出控制器接口集成電路 Smart Card Interface ISO7816-3 & EVM4.0 RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| 73S8023C-IMR/F1 | 功能描述:輸入/輸出控制器接口集成電路 RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。