欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: 74ACT11853
廠商: Texas Instruments, Inc.
英文描述: 8-Bit to 9-Bit Parity Bus Transceiver(8位-9位奇偶總線收發(fā)器)
中文描述: 8位9位奇偶總線收發(fā)器(8位-9位奇偶總線收發(fā)器)
文件頁數(shù): 1/8頁
文件大小: 82K
代理商: 74ACT11853
54ACT11853, 74ACT11853
8-BIT TO 9-BIT PARITY BUS TRANSCEIVERS
SCAS389 – MARCH 1990
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Copyright
1990, Texas Instruments Incorporated
1
High-Speed Bus Transceivers with Parity
Generator/Checker
Parity-Error Flag Open-Drain Output
Register for Storage of the Parity Error Flag
Inputs are TTL-Voltage Compatible
Flow-Through Architecture to Optimize
PCB Layout
Center-Pin V
CC
and GND Configurations to
Minimize High-Speed Switching Noise
EPIC (Enhanced-Performance Implanted
CMOS) 1- m Process
500-mA Typical Latch-Up Immunity at
125
°
C
Package Options Include Plastic “Small
Outline” Packages, Ceramic Chip Carriers,
and Standard Plastic and Ceramic 300-mil
DIPs
description
The ’ACT11853 is an 8-bit to 9-bit parity
transceiver designed for two-way communication
between data buses. When data is transmitted
from the A bus to the B bus, a parity bit is
generated. When data is transmitted from the B
bus to the A bus with its corresponding parity bit,
the ERR output will indicate whether or not an
error in the B data has occurred. The output
enable inputs OEA and OEB can be used to
disable the device so that the buses are effectively
isolated.
A 9-bit parity generator/checker generates a
parity-odd output (PARITY) and monitors the
parity of the I/O ports with an open-drain parity
error flag (ERR). ERR can be either passed, sampled, stored, or cleared from the latch using the LE and CLR
control inputs. The error flag register is cleared with a low pulse on the CLR input. When both OEA and OEB
are low, data is transferred from the A bus to the B bus and inverted parity is generated. Inverted parity is a forced
error condition that gives the designer more system diagnostic capability.
The 54ACT11853 is characterized for operation over the full military temperature range of – 55
°
C to 125
°
C.
The 74ACT11853 is characterized for operation from – 40
°
C to 85
°
C.
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCT PREVIEW information concerns products in the formative or
design phase of development. Characteristic data and other specifications
are design goals. Texas Instruments reserves the right to change or
discontinue these products without notice.
相關(guān)PDF資料
PDF描述
74ACT11881 Arithmetic Logic Units/Function Generators(算術(shù)邏輯單元/函數(shù)發(fā)生器)
74ACT11882 32-Bit Look-ahead Carry Generator(32位超前進(jìn)位產(chǎn)生器)
74ACT11885 8-Bit Magnitude Comparators(8位數(shù)值比較器)
74ACT11B TRIPLE 3-INPUT AND GATE
74ACT11M TRIPLE 3-INPUT AND GATE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ACT11898DW 制造商:Rochester Electronics LLC 功能描述:- Bulk
74ACT125B 功能描述:緩沖器和線路驅(qū)動器 Quad Bus Buffer RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
74ACT125M 功能描述:緩沖器和線路驅(qū)動器 RO 511-74ACT125M-TR RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
74ACT125MTC 功能描述:緩沖器和線路驅(qū)動器 Quad Buffer RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
74ACT125MTC_Q 功能描述:緩沖器和線路驅(qū)動器 Quad Buffer RoHS:否 制造商:Micrel 輸入線路數(shù)量:1 輸出線路數(shù)量:2 極性:Non-Inverting 電源電壓-最大:+/- 5.5 V 電源電壓-最小:+/- 2.37 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Reel
主站蜘蛛池模板: 鹤峰县| 水富县| 桐梓县| 四平市| 南宁市| 孝义市| 宜州市| 喀什市| 南投市| 蚌埠市| 陈巴尔虎旗| 青铜峡市| 乐亭县| 德钦县| 越西县| 安化县| 潞城市| 土默特左旗| 怀仁县| 濮阳县| 博乐市| 周口市| 嘉义市| 洛宁县| 霸州市| 汉川市| 汉源县| 繁昌县| 秭归县| 丁青县| 彩票| 伊金霍洛旗| 开平市| 防城港市| 文化| 海晏县| 策勒县| 彝良县| 临澧县| 广德县| 鄂托克旗|