- 您現在的位置：買賣IC網 > PDF目錄382820 > 74ACT2708PC (FAIRCHILD SEMICONDUCTOR CORP) 64 x 9 First-In, First-Out Memory PDF資料下載
參數資料
| 型號： | 74ACT2708PC |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 64 x 9 First-In, First-Out Memory |
| 中文描述： | 64 X 9 OTHER FIFO, 34.5 ns, PDIP28 |
| 封裝： | 0.600 INCH, PLASTIC, MS-010, DIP-28 |
| 文件頁數： | 1/13頁 |
| 文件大小： | 95K |
| 代理商： | 74ACT2708PC |
February 1989
Revised January 1999
7
1999 Fairchild Semiconductor Corporation
DS010144.prf
www.fairchildsemi.com
74ACT2708
64 x 9 First-In, First-Out Memory
General Description
The ACT2708 is an expandable first-in, first-out memory
organized as 64 words by 9 bits. An 85 MHz shift-in and 60
MHz shift-out typical data rate makes it ideal for high-speed
applications. It uses a dual port RAM architecture with
pointer logic to achieve the high speed with negligible fall-
through time.
Separate Shift-In (SI) and Shift-Out (SO) clocks control the
use of synchronous or asynchronous write or read. Other
controls include a Master Reset (MR) and Output Enable
(OE) for initializing the internal registers and allowing the
data outputs to be 3-STATE. Input Ready (IR) and Output
Ready (OR) signal when the FIFO is ready for I/O opera-
tions. The status flags HF and FULL indicate when the
FIFO is full, empty or half full.
The FIFO can be expanded to provide different word
lengths by tying off unused data inputs.
Features
I
64-words by 9-bit dual port RAM organization
I
85 MHz shift-in, 60 MHz shift-out data rate, typical
I
Expandable in word width only
I
TTL-compatible inputs
I
Asynchronous or synchronous operation
I
Asynchronous master reset
I
Outputs source/sink 8 mA
I
3-STATE outputs
I
Full ESD protection
I
Input and output pins directly in line for easy board lay-
out
I
TRW 1030 work-alike operation
Applications
High-speed disk or tape controllers
A/D output buffers
High-speed graphics pixel buffer
Video time base correction
Digital filtering
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Connection Diagram
Pin Assignment for DIP
Pin Descriptions
FACT
is a trademark of Fairchild Semiconductor Corporation.
Order Number
74ACT2708PC
Package Number
N28B
Package Description
28-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.600” Wide
Pin Names
Description
D
0
–D
8
MR
Data Inputs
Master Reset
OE
Output Enable Input
SI
Shift-In
SO
Shift-Out
IR
Input Ready
OR
Output Ready
HF
Half Full Flag
FULL
Full Flag
O
0
–O
8
Data Outputs
相關PDF資料 |
PDF描述 |
|---|---|
| 74ACT818 | Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-TVSOP -40 to 85 |
| 74ACT818SPC | Two 1-Bit LVTTL/GTLP Adj-Edge-Rate Bus Xcvrs w Split LVTTL Port, Fdbk Path and Selectable Polarity 20-SOIC -40 to 85 |
| 74ACTQ02 | CONNECTOR ACCESSORY |
| 74ACTQ02PC | CONNECTOR ACCESSORY |
| 74ACTQ02SC | CONNECTOR ACCESSORY |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74ACT273B | 功能描述:觸發器 USE 512-74ACT273PC RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| 74ACT273DWG | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 74ACT273DWR2 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 74ACT273DWR2G | 制造商: 功能描述: 制造商:ON Semiconductor 功能描述: 制造商:undefined 功能描述: |
| 74ACT273M | 功能描述:觸發器 Octal D F/F w/Clear RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。