- 您現在的位置：買賣IC網 > PDF目錄369297 > 74ACT373B (意法半導體) 18-Bit LVTTL To GTL/GTL+ Bus Transceiver 64-TSSOP -40 to 85 PDF資料下載
參數資料
| 型號： | 74ACT373B |
| 廠商： | 意法半導體 |
| 元件分類： | 通用總線功能 |
| 英文描述： | 18-Bit LVTTL To GTL/GTL+ Bus Transceiver 64-TSSOP -40 to 85 |
| 中文描述： | 八路D型，3態輸出的非反相鎖存 |
| 文件頁數： | 1/10頁 |
| 文件大小： | 90K |
| 代理商： | 74ACT373B |
74ACT373
OCTAL D-TYPE LATCH
WITH 3 STATE OUTPUT NON INVERTING
April 1997
I
HIGH SPEED:t
PD
= 6 ns(TYP.) atV
CC
= 5V
I
LOWPOWER DISSIPATION:
I
CC
= 8
μ
A (MAX.) at T
A
=25
o
C
I
COMPATIBLEWITH TTLOUTPUTS
V
IH
=2V (MIN), V
IL
=0.8V(MAX)
I
50
TRANSMISSIONLINEDRIVING
CAPABILITY
I
SYMMETRICALOUTPUT IMPEDANCE:
|I
OH
| = I
OL
=24 mA (MIN)
I
BALANCED PROPAGATIONDELAYS:
t
PLH
t
PHL
I
OPERATINGVOLTAGERANGE:
V
CC
(OPR)= 4.5Vto 5.5V
I
PIN AND FUNCTION COMPATIBLEWITH
74SERIES373
I
IMPROVEDLATCH-UP IMMUNITY
DESCRIPTION
The ACT373 is an advanced high-speed CMOS
OCTAL D-TYPE LATCH with 3 STATE OUTPUT
NON INVERTING fabricated with sub-micron
silicon gateand double-layermetal wiring C
2
MOS
technology. It is ideal for low power applications
mantaining high speed operation similar to
equivalentBipolar Schottky TTL.
These 8 bit D-Type latch are controlledby a latch
enable input (LE) and an output enable input
(OE).
While the LE inputs is held at a high level, the Q
outputs will follow the data input precisely or
inversely. When the LE is taken low, the Q
outputs will be latched precisely or inversely at
the logic level of D input data. While the (OE)
input is low, the 8 outputswill be in a normallogic
state (high or low logic level) and while high level
the outputs will be in a high impedancestate.
This device is designed to interface directly High
Speed CMOS systems with TTL and NMOS
components.
All
inputs and
outputs
protectioncircuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
are
equipped with
PINCONNECTION AND IEC LOGICSYMBOLS
ORDER CODES :
74ACT373B
74ACT373M
M
(Micro Package)
B
(Plastic Package)
1/10
相關PDF資料 |
PDF描述 |
|---|---|
| 74ACT373M | 18-Bit LVTTL To GTL/GTL+ Bus Transceivers 64-TSSOP -40 to 85 |
| 74ACT373MSA | Octal Transparent Latch with 3-STATE Outputs |
| 74ACT373MSAX | +3V to +5V, 2500VRMS Isolated RS-485/RS-422 Transceivers with ±15kV ESD Protection |
| 74ACT373MTCX | 8-Bit D-Type Latch |
| 74ACT373SCX | +5V, Multiprotocol, Software-Selectable Control Transceivers |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74ACT373C | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74ACT373IC | 制造商:National Semiconductor 功能描述:74ACT373 NSC'91 S4F2A |
| 74ACT373M | 功能描述:閉鎖 Octal D-Type Latch RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74ACT373MSA | 功能描述:閉鎖 Octal Trans Latch RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74ACT373MSA_Q | 功能描述:閉鎖 Octal Trans Latch RoHS:否 制造商:Micrel 電路數量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
發布緊急采購，3分鐘左右您將得到回復。