- 您現在的位置：買賣IC網 > PDF目錄382821 > 74ALVC16827MTDX (FAIRCHILD SEMICONDUCTOR CORP) Dual 10-Bit Buffer/Driver PDF資料下載
參數資料
| 型號： | 74ALVC16827MTDX |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Dual 10-Bit Buffer/Driver |
| 中文描述： | ALVC/VCX/A SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56 |
| 封裝： | 6.10 MM, MO-153, TSSOP-56 |
| 文件頁數： | 1/6頁 |
| 文件大小： | 76K |
| 代理商： | 74ALVC16827MTDX |
2001 Fairchild Semiconductor Corporation
DS500697
www.fairchildsemi.com
November 2001
Revised November 2001
7
74ALVC16827
Low Voltage 20-Bit Buffer/Line Driver
with 3.6V Tolerant Inputs and Outputs
General Description
The ALVC16827 contains twenty non-inverting buffers with
3-STATE outputs to be employed as a memory and
address driver, clock driver, or bus oriented transmitter/
receiver carrying parity. The device is byte controlled. Each
byte has NOR output enables for maximum control flexibil-
ity.
The 74ALVC16827 is designed for low voltage (1.65V to
3.6V) V
CC
applications with I/O capability up to 3.6V.
The 74ALVC16827 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
I
1.65V to 3.6V V
CC
supply operation
I
3.6V tolerant inputs and outputs
I
t
PD
3.0 ns max for 3.0V to 3.6V V
CC
3.5 ns max for 2.3V to 2.7V V
CC
6.0 ns max for 1.65V to 1.95V V
CC
I
Power-off high impedance inputs and outputs
I
Supports live insertion and withdrawal (Note 1)
I
Uses patented noise/EMI reduction circuitry
I
Latchup conforms to JEDEC JED78
I
ESD performance:
Human body model
>
2000V
Machine model
>
200V
Note 1:
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pull-up resistor; the minimum
value of the resistor is determined by the current-sourcing capability of the
driver.
Ordering Code:
Devices also available on Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
Order Number
74ALVC16827MTD
Package Number
MTD56
Package Description
56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Pin Names
Description
OE
n
I
0
–
I
19
O
0
–
O
19
Output Enable Input (Active LOW)
Inputs
Outputs
相關PDF資料 |
PDF描述 |
|---|---|
| 74ALVC16835 | Triple 3-Input Positive-AND Gates 14-TSSOP -40 to 85 |
| 74ALVC16835MTD | Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs and Outputs |
| 74ALVCH162245 | 5V High-Speed RS-232 Transceivers with 0.1uF Capacitors |
| 74C14 | Hex Schmitt Trigger |
| 74C911 | 4-Digit Expandable Segment Display Controller |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74ALVC16834A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit registered driver with inverted register enable 3-State |
| 74ALVC16834ADG | 功能描述:總線收發器 18-BIT REG DRVR W/INV REG RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ALVC16834ADGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit registered driver with inverted register enable 3-State |
| 74ALVC16834ADGG,11 | 功能描述:總線收發器 18-BIT REG DRVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ALVC16834ADGG,112 | 制造商:NXP Semiconductors 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。