- 您現在的位置：買賣IC網 > PDF目錄369300 > 74AS175B (Texas Instruments, Inc.) HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR PDF資料下載
參數資料
| 型號： | 74AS175B |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR |
| 中文描述： | 六角/四人房D型倒裝，沒有明確的觸發器 |
| 文件頁數： | 1/21頁 |
| 文件大小： | 584K |
| 代理商： | 74AS175B |
SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B
SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B
HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SDAS207E - APRIL 1982 - REVISED MAY 2002
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
’
ALS174 and
’
AS174 Contain Six Flip-Flops
With Single-Rail Outputs
’
ALS175 and ’AS175B Contain Four
Flip-Flops With Double-Rail Outputs
Buffered Clock and Direct-Clear Inputs
Applications Include:
– Buffer/Storage Registers
– Shift Registers
– Pattern Generators
Fully Buffered Outputs for Maximum
Isolation From External Disturbances
(
’
AS Only)
SN54ALS175 . . . J OR W PACKAGE
SN54AS175B . . . J PACKAGE
SN74ALS175, SN74AS175B . . . D, N, OR NS PACKAGE
(TOP VIEW)
SN54ALS174 . . . J OR W PACKAGE
SN54AS174 . . . J PACKAGE
SN74ALS174, SN74AS174 . . . D , N, OR NS PACKAGE
(TOP VIEW)
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
6D
5D
NC
5Q
4D
1D
2D
NC
2Q
3D
SN54ALS174, SN54AS174 . . . FK PACKAGE
(TOP VIEW)
1
C
N
C
4
6
3
G
N
NC – No internal connection
V
C
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CLR
1Q
1D
2D
2Q
3D
3Q
GND
V
CC
6Q
6D
5D
5Q
4D
4Q
CLK
3
2
1 20 19
9 10 11 12 13
4
5
6
7
8
18
17
16
15
14
4Q
4D
NC
3D
3Q
1Q
1D
NC
2D
2Q
SN54ALS175 . . . FK PACKAGE
(TOP VIEW)
1
C
N
C
3
4
2
G
N
V
C
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CLR
1Q
1Q
1D
2D
2Q
2Q
GND
V
CC
4Q
4Q
4D
3D
3Q
3Q
CLK
description
These positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a
direct-clear (CLR) input. The ’ALS175 and ’AS175B feature complementary outputs from each flip-flop.
Information at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the
positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly
related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low
level, the D-input signal has no effect at the output.
These circuits are fully compatible for use with most TTL circuits.
Copyright
2002, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
相關PDF資料 |
PDF描述 |
|---|---|
| 74AS245 | OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS |
| 74C2525 | 1-to-8 Minimum Skew Clock Driver |
| 74CT2525 | 1-to-8 Minimum Skew Clock Driver |
| 74CT2526 | 1-to-8 Minimum Skew Clock Driver |
| 74C2526 | 1-to-8 Minimum Skew Clock Driver |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74AS241N | 制造商:Semiconductors 功能描述: |
| 74AS242N | 制造商:Rochester Electronics LLC 功能描述: |
| 74AS245 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS |
| 74AS258D | 制造商:Texas Instruments 功能描述: |
| 74AS632FN | 制造商:Rochester Electronics LLC 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。