- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360445 > 74F8965 (NXP Semiconductors N.V.) 9-Bit address/data Futurebus transceiver, ADT PDF資料下載
參數(shù)資料
| 型號： | 74F8965 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 9-Bit address/data Futurebus transceiver, ADT |
| 中文描述： | 9位地址/數(shù)據(jù)Futurebus收發(fā)器，ADT的 |
| 文件頁數(shù)： | 1/11頁 |
| 文件大小： | 119K |
| 代理商： | 74F8965 |
Philips Semiconductors FAST Products
Product specification
74F8965/74F8966
9-Bit address/data Futurebus transceiver, ADT
1
December 19, 1990
853 1526 01320
FEATURES
9–bit transceiver (both directions)
Drives heavily loaded backplanes with
equivalent load impedances down to
10 ohms
High drive (100mA) open collector
drivers on B port
Reduced voltage swing (1V to 2V)
produces less noise and reduces
power consumption
High speed operation enhances
performance of backplane buses and
facilitates incident wave switching
Compatible with IEEE 896 futurebus
standards and IEEE 1194 BTL stan-
dard
Built–in precision band–gap reference
provides accurate receiver thresholds
and improved noise immunity
Controlled output ramp and multiple
GND pins minimize ground bounce
Glitch–free power up/power down
operation
Guaranteed skew of less than 2ns
DESCRIPTION
The 74F8965 and 74F8966 are 9–bit
bidirectional latchable transceivers and are
intended to provide the electrical interface to
a high performance wired–OR bus. The B
port inverting drivers are low–capacitance
open collector with controlled ramp and are
designed to sink 100mA from 2 volts. The B
port inverting receivers have a precision band
gap references for improved noise margins.
The B port interfaces to ’Backplane
Transceiver Logic’ (BTL). BTL features a
reduced (1V to 2V) voltage swing for lower
power consumption and a series diode on
the drivers to reduce capacitive loading.
Incident wave switching is employed, there-
fore BTL propagation delays are short. Al-
though the voltage swing is much less for
BTL, so is its receiver threshold region,
therefore noise margins are excellent.
BTL offers low power consumption, low
ground bounce, EMI and crosstalk, low
capacitive loading, superior noise margin and
low propagation delays. This results in a high
bandwidth, reliable backplane.
The 74F8965 and 74F8966 A ports have TTL
3–state drivers and TTL receivers.
The B ports have standard BTL I/O with
100mA current sink capability. The B–to–A
path is a simple inverted buffered path. When
going from A–to–B the user may choose be-
tween a buffered path or a latching function.
The 74F8966 also has an idle arbitrator/multi-
ple competitors output. The IAMC output
compares, using a wired–OR configuration,
the data on the bus to the latched data pres-
ented to the bus. If the bus data matches the
data presented by the 74F8966 then IAMC is
high. If the data doesn’t match then IAMC
goes low.
TYPE
TYPICAL PROPAGATION DELAY
TYPICAL SUPPLY CURRENT( TOTAL)
74F8965
3.5ns
80mA
74F8966
3.5ns
80mA
ORDERING INFORMATION
ORDER CODE
COMMERCIAL RANGE
V
CC
= 5V
±
10%, T
amb
= 0
°
C to +70
°
C
N74F8965A, N74F8966A
DESCRIPTION
44–pin PLCC
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
DESCRIPTION
74F (U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
A0 – A8
TTL data inputs
1.0/0.033
20
μ
A/20
μ
A
100
μ
A/100
μ
A
B0 – B8
Data inputs with threshold circuitry
5.0/0.167
OEA, OEB0, OEB1
Output enable inputs
1.0/0.167
20
μ
A/100
μ
A
LS
Latch select (active low) (’F8965)
1.0/0.167
20
μ
A/100
μ
A
20
μ
A/100
μ
A
20
μ
A/100
μ
A
IAREQ
Idle arbitration request (active low) (’F8965)
1.0/0.167
LE
Latch enable input (active low)
1.0/0.167
A0 – A8
3–state TTL outputs
150/40
3mA/24mA
B0 – B8
Open collector BTL outputs
OC/166.7
OC/100mA
IAMC
Idle arbitration/multiple competitors output (’F8966)
OC/80
OC/48mA
Notes to input and output loading and fan out table
1. One (1.0) FAST unit load is defined as: 20
μ
A in the high state and 0.6mA in the low state.
2. OC = Open collector.
相關PDF資料 |
PDF描述 |
|---|---|
| 74F8966 | 9-Bit address/data Futurebus transceiver, ADT |
| 74F978PC | Octal D-Type Flip-Flop |
| 74F978QC | Octal D-Type Flip-Flop |
| 74F978SC | Octal D-Type Flip-Flop |
| 74FCT240DCX | Dual 4-Bit Inverting Buffer/Driver |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 74F8966 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:9-Bit address/data Futurebus transceiver, ADT |
| 74F899 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:9-Bit Latchable Transceiver with Parity Generator/Checker |
| 74F899_YCB3026T WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74F899_YCC3026B WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| 74F899QC | 功能描述:總線收發(fā)器 9-Bit Latchable Tran RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。